CIRCUIT CELLAR I N K

# THE COMPUTER APPLICATIONS JOURNAL

DSP Architecture Comparison DSP Basics Working with Analog Design

## **Digital Signal Processing**

SPECIAL SECTION: Compilers for the 8051

February/March 1991 - Issue 19

\$3.95 U.S. \$4.95 Canada

## What a Difference

Curtis Franklin, Jr.

INK

**EDITOR'S** 

n CIRCUIT CELLAR INK #18, my editorial was about the changes and trends I saw at the Embedded Systems Programming Conference. Since then, I've seen a lot of new technology, including what seemed like several Sagans of new computers at COMDEX in Las Vegas. On the whole, I'm impressed by a lot of the engineering I've seen.

There were a few major trends that ran through most of the engineering and marketing: GUIs, laptop computers, networks, and (relatively) inexpensive personal workstations. All the trends point in one direction: Personal computers are becoming more personal every day.

Graphical User Interfaces (GUIs) are supposed to make computers much easier to use. Instead of having to remember the different commands and software switches, you just have to remember what each of those blasted little hieroglyphics means. Now, we use Macintosh computers to put CIRCUIT CELLAR INK together, and I'm trying very hard to get Windows to run on the 80286 machine at home, but I'm still not convinced that every icon is worth a thousand words. Part of the problem is maturity (the system's, not mine). MS-DOS, CP/M, Unix, and most of the o ther "classic" small-computer operating systems have had many years to develop utility programs, secret tips, and masterful techniques. The Mac has much of the arcana required to make a comfortable operating system, but it just doesn't feel like a computer. Whether I like it or not, windows and other graphical elements are going to show up in more applications, regardless of the underlying system. I just wish that someone would teach the interface designers a bit about color theory...

Whatever the operating system, it appears likely that many folks will be running it on a portable 'laptop" computer. Even people who never plan to take the computer off their desks are buying the little machines because they don't look like computers. Personally, I rather like the look of a desk covered with several computers, but my interior design aesthetic is not shared by all. Having said that, I do think that the laptop trend will continue to grow. I feel that way because I simply love my laptop computer. I have a Toshiba T1000 that is an important part of my work routine. Quite apart from being a useful tool, it's the epitome of a nonthreatening computer. I react to it almost more as a pet than as a machine, and that's the sort of reaction that sells lots of laptops to computer-phobic managers. Whether you program, engineer, or write, I recommend a laptop computer-as your second machine. If **you'rea** technical professional, you won't want to miss the sort of power that you'll soon be able to put on your desktop.

COMDEX featured the (by now) standard array of 80386- and 80486-based computers. Enhanced video, big fast disks (BFDs), and network connections with enough bandwidth to download a Peterbilt were de rigueur, but the real new has nothing to do with these. The big news was SPARC. Sun designed a RISC processor and gave away the design, hoping that it would become a standard. If the early machines shown at COMDEX are any indication, they may get their wish. Just as important, many people are pushing SPARC as an embedded control engine. We plan to have more on that in a future issue.

We've claimed, in this magazine, that the microcomputer revolution is over, won by the power and convenience of embedded controllers. It remains for more people to consciously use computers. IBM, Apple, and Tandy are all making specific plans for this to happen, but in a real way, all of the trends are moving events in the direction of greater use and acceptance. It's good to know that CIRCUIT CELLAR INK readers will be leading the way with applications that bring microprocessing power to more people.

### . ..FOR SOMETHING COMPLETELY DIFFERENT

There's no better way to understand how and why a computer works than to put it together yourself. If you know someone who would like to roll up their sleeves and get into a computer, you might try giving them a copy of a "How to Build a PC/AT Clone" video. That's right, the same medium that shows folks how to bathe their cat and firm their tushie can now teach them how to build a clone AT. Give JVF Distributors a call at (415) 4884179 and ask for more details. The existence of a video like this says a lot about how far we've come towards accepting high-tech help with our daily chores.



FOUNDER/ EDITORIAL DIRECTOR

Steve Ciarcia PUBLISHER

Daniel Rodrigues

EDITOR-in-CHIEF Curtis Franklin, Jr.

MANAGING EDITOR Ken Davidson

PUBLISHING CONSULTANT John Hayes

ENGINEERING STAFF Jeff Bachlochi Edward Nisle y

CONTRIBUTING EDITORS Thomas Cantrell Christopher Ciarcia

NEW PRODUCTS EDITOR Harv Weiner

CONSULTING EDITORS Mark Dahmke Larry Loeb

CIRCULATION COORDINATOR Rose Manse/la

**CIRCULATION** CONSULTANT Gregory Spitzfaden

ART & PRODUCTION DIRECTOR Tricia Fabish

PRODUCTION ARTIST/ILLUSTRATOR Lisa Ferry

BUSINESS MANAGER Jeannette Walters

ADVERTISING COORDINATOR Dan Gorsky

STAFF RESEARCHERS

Northeast Eric Albert William Curle w Richard Sawyer Robert Stek Midwest Jon Elson Tim McDonough West Coast Frank Kuechmann Mark Voorhees

Cover Illustration by Robert Tinney



Are high-level languages for microcontrollers *truly* the greatest invention since sliced bread? Circuit Cellar INK looks at the issue from two different directions.

### DEPARTMENTS

1	Editor's INK What a Difference by <b>Curtis</b> Franklin, Jr.
5	Reader's INK-Letters to the Editor
8	NEW <b>Product</b> News
74	Firmware Furnace Just You and the CPU: Intel 80x86 Instruction Timings by Ed Nisley
82	From the Bench Multidrop A/D and D/A Network Using your PC's Printer Port and Four-Conductor Phone Cable by Jeff Bachiochi
93	Silicon Update Hot Chips In The Summertime A Report From "Hot Chips II' by Tam Cantrell
100	Practical Algorithms Making Hash A Table Built for Speed by Scott Robed Ladd
103	Domestic Automation CEBus Gets Physical The Standard Takes Two More Steps to Maturity by Ken Davidson
105	ConnecTime—Excerpts from the Circuit Cellar BBS Conducted by Ken Davidson
112	Steve's Own INK Sophomore Slump by Steve Ciarcia
	Advertiser's Index

Circuit Cellar BBS-24 Hrs. 300/1200/2400 bps, 8 bits, no barity, 1 stop bit, (203) 871-1988.

The schematics provided n Circuit Cellar INK are drawn using Schema from **Dmotion** Inc. All programs and schematics In **Circuit** Cellar INK have been camfullyreviewedtoensurethat their performance **is** in accordance with the **specifi**cations described, and **programs are posted on the Circuit** Celbr BBS for electronic transfer by subscribers.

Circuit Cellar INK makes o warranties and assumes o responsibility or **liability** of ny kind for errors in these rograms or schematics or or the consequences of any uch **errors.** Furthermore, beause of the possible vorition in the quality and conition of materials and worknanship of reader-asembled projeck. Circuit ellar INK disclaims any reponsiblity for the safe and proper function of readerissembled projeck based pon or from plans, descripions, or **information** pub shed In Circuit Cellar INK.

CIRCUIT CELLAR INK (ISSN 8968985) **is** published **bi**nonthly by Circuit Cellar Inorporated, 4 Park Street, uite 20, Vernon, CT 06066 203) 875-2751. Secondclass postage paid at Veron, CT and additional ofces. One-year (6 issues) ubscription rate U.S.A. and ossessions \$17.95, Canada/ Aexico \$21.95, all other ountries \$32.95. Allsubscripon orders payable in U.S. unds only, via international ostal money order or check Irawn on U.S. bank. Direct ubscription orders to Circuit CellarINK, Subscriptions, P.O. Box 3050-C, Southeastern, A 19398 or call (215) 630-914.

POSTMASTER: Please sendaddress changes to Circuit Cellar INK. Circulation Dept., P.O. Box 3050-C, Southeastern. PA 19398.

Entire contents **copyright** © 1991 by Circuit Cellar Incorporated. All **rights** reserved. **Reproduction of** this publication in whole or in partwithoutwritten consent from Circuit Cellar Inc. is prohibited.

## Letters to the Editor



### READER TO READER

This letter is a follow-up to a recent letter asking about receiving faxes by shortwave and displaying the information on an Amiga. There is now a commercial program called Amiga Video Terminal by Advanced Electronic Applications that can handle just about any form of visual radio communication short of fast-scan television. It includes image processing features for correcting individual lines or entire pictures and an AREXX port. The price is \$349.95 including hardware interface.

As long as I'm writing about Amiga products, there is now X-10–compatible software for the Amiga. Ami-X10by Digital Dynamics works with the X-10 Powerhouse computer interface and provides for unlimited event schedules. It multitasks quite well under the Amiga's operating system and costs \$49.95.

The companies may be contacted at: Advanced Electronic Applications P.O. Box C2160 Lynnwood, WA 98036 (206) 775-7373

Digital Dynamics 739 Navy Street Santa Monica, CA 90405 (213) 396-9771

Roy G. Clay III New Orleans, LA

### FUTURE TOPICS

This letter is in response to your request for input on future themes. I cast my vote for an issue on astronomy. In particular, the advent of robotics has made available **motors** of the type useful in building computerized optical telescope equatorial drives. Chargecoupled devices **are** available for capturing images in minutes as opposed to hours for photographic techniques.

A computerized tracking mechanism for keeping an optical telescope aligned for extended periods of time

when photographing deep-space objects would be a project I would be interested in tackling. Then there is the area of radio-telescopes with a wide variety of related topics which would make interesting projects.

I became interested in Steve's "Ciarcia's Circuit Cellar" when I ran across his three-part article for performing Mandelbrot calculations that appeared in BYTE. Except for the disappointing resolution available on VGA displays, I probably would have built one. I enjoy going through each issue of CIRCUIT CELLAR INK because of the ideas I see implemented using small single-board computers of modest capacities.

I am interested in computing and have recently begun to reacquaint myself with astronomy. I'm itching to 'build something" that I will get a lot of use and pleasure from.

I hope my input has been of some help. I look forward to seeing some astronomy topics in future issues.

Thomas Duprex Madison, NJ

Astronomy is high on the interest list around CIRCUIT CELLAR INK, too. Unfortunately, the engineering staff has been too busy with other projects to get around to designing good astronomy applications. If any readers have put fogefher good astronomy applications, we'd like to see them and, possibly, run them in the magazine. Send us your best!

#### INDEX PLEA

I recently received my file of back issues of Circuit Cellar INK: Wow! Wonderful assortment.. .

How about an index for CIRCUTT CELLAR INK? Either on-disk or off-, as long as there's an index. One of my great disappointments in computer magazines all these years has been that they don't have good indexing. They deal with machines that are particularly good for this purpose and for coping with huge amounts of data.

Anyhow, I hope you'll give serious consideration to publishing an index to your magazine. Given that you have all the text files in magnetic media and that it's not very hard to search for keywords amongst these files...if



nov

you were to store each page as a file coded by volume and page number, it would be trivial to index.

I saw the safety note in your magazine saying that a 100-mA current was dangerous. You're off by an order of magnitude: 7 mA can lock up your breathing and the rest follows. This can happen at relatively low voltages (around 40 V) when you're a bit sweaty. Ground fault interrupters cut out at 5 mA unbalanced, assuming that you may be about to stop breathing.

I was disappointed that, in the discussion on leaky pipes in the attic, no one suggested the KISS solution of putting a larger diameter pipe around the leaking pipe, then draining the larger pipe to a watched bucket. This is themethodrequiredfordealingwithleakingunderground storage tank situations. Of course, with the larger overpipe you need a sensor to see if the overpipe is leaking... and so on. ad infinitum. Oh well.

Mr. Premena Boulder. CO

We have been trying to put a good index together since the end of CIRCUIT CELLAR INK's first year. The trouble is that an index (at least, a good index) is a rather more complex procedure than most people realize. We have all manuscripts and pages in electronic form, but they're not stored in any fashion that eases indexing. Nonetheless, we still hope to have a good index to CIRCUIT CELLAR INK available in the future.

CORRECTIONS AND ADDITIONS

Issue #18, "Using the Motorola MC68HC11"

Page 37, column 3, paragraph 2-The paragraph implies that there are 68HC1 linstructions that can only use direct addressing mode. This isn't the case.

Also, the last sentence implies that the EEPROM may be relocated on all versions of the 68HC11. This is only true for the A2, E2, and F1 versions.

Issue **#18**, 'ONDI-The ON-Line Device Interface, Part 2"

The following Items are available from

Cottage Resources Corp. 1405 Stevenson Dr., Ste. 3-672 Springfield, IL 62703 (2 17) 529-7679

1.ONDI printed circuit board	\$42.00
2 DS2250 with socket	¢15 05

2. DOLLOO WITH SOCKET	 ψ10.70
3. Power transformer	 \$10.95



### VERSATILE PC/AT SINGLE-BOARD COMPUTER



A feature-packed 80C286 16-MHz PC/AT single-board computer has been announced by Teknor Microsystems Inc. The TEK-AT1 is a half-size PC-formfactor board that can be used in a PC/AT passive backplane or as a stand-alone unit in embedded applications. It employs CMOS technology for very low power requirements and for operation in an extended temperature range of -40°C to +85°C. The TEK-AT1 can sup-

port up to **512K** of battery-backed static RAM, up to 1 MB of EPROM and FLASH EPROM, as well as up to 4 MB of system RAM. It supports Shadow RAM BIOS for fast execution, and has the ability to boot MSDOS, DR-DOS, and user applications from ROM. A real-time clock with battery backup, **IIT2C87** or 80287 math coprocessor support, AT keyboard and speaker ports, and parallel and serial ports are included.

Other features include a watchdog timer to provide reset in the event of a software bug or processor failure; a power failure detector circuit that monitors the DC line and provides power fail warning, low-battery detection, or monitoring of another power supply; and a 62-pin XT expansion header. An on-board floppy disk controller supports up to two 3.5" or 5.25" drives with a capacity up to 1.44 megabytes. An on-board hard disk interface supports the AT embedded standard drives (IDE).

The TEK-AT1 can be ordered with either a **12.5-**, **16-**, or 20-MHz clock speed and various system memory requirements. The U.S. list price for a single unit is \$875. A **TEK-AT1PG** card, which connects to the header to provide a full VGA display controller with LCD, EL, plasma, and CRT support is also available.

Teknor Microsystems, Inc. P.O. Box 455 Sainte-Thérèse, Québec, Canada J7E4J8 (514) 437-5682 • Fax: (514) 437-8053 Reader Service #500

### DUAL PORT INTERFACE CARD

A dual-channel, asynchronous serial card providing RS-422 and RS-485 communications has been announced by American Advantech. The PCL-743 is a half-size PC-compatible card capable of reliable communications over distances up to 5000 feet at 56,000 bps in noisy industrial environments. Applications include instrument interfacing, interface to PCs or other computers, multidrop data collection devices, a data terminal link, or other serial interface applications which require

long-distance communication.

The PCL-743 features selectable addressing, including COM1 through COM4. Wait states of 0/2/4/6 are DIP-switch selectable to match the requirements of high-speed 386-based PCs. It also supports TxD, RxD, RTS, and CTS signals. RS-485 driver enable options of always on, RTS enabled, and control bit enabled are available and lumper selectable. Other features include twoor four-wire operation to support simultaneous sending and receiving, and on-board

termination resistors to provide proper impedance matching.

The PCL-743 has a power consumption of **400 mA** typical, 950 **mA** maximum at +5 V and occupies one short PC bus slot. I/O connectors are dual 9-pin Dtype. The PCL-743 sells for \$175.00.

American Advantech Corp. 1340 **Tully** Rd. 1314 San Jose, CA 95 122 (408) 293-6786 Fax: (408) 293-4697 Reader Service #501



### FLASH **MEMORY** DEVELOPMENT BOARD

Intel has announced the availability of a Flash **Memory Developer's Kit. The** kit contains the hardware and software required to construct a complete **Flash**based solid-state disk system.

Built on a combination of the Intel Flash Memory Card and Microsoft's Flash File System, the Flash Memory Developer's Kit is designed to let engineers learn the principles of working with Flash memory and its related file requirements.

The Flash Memory Developer's Kit features an addin board designed to work with either a PC/XT (g-bit) or PC/AT (16-bit) slot. The board contains two memory card sockets conforming to the PCMCIA standard electrical interface. Other features of the board include Vpp generation, board identifier, and switch-selectable page size, page location, and I/O port. The latter two features allow for multiple boards in a system, each using **a** different I/O and page base port.

The Flash Memory Developer's Kit is available starting at \$495 for a kit with a 1-megabyte Flash card.

Intel Corporation 1900 Prairie City Rd. Folsom, CA 95630 (916) 351-2746

Reader Service #502





### NICAD BATTERY CHARGER IC

A new family of Smart NiCAD battery charger integrated circuits that provides a low cost way to implement fast-charging of NiCAD batteries has been announced by Teledyne Components. The new devices, the TSC675 and TSC676, enable batteries to be charged safely in one hour without risk of overcharge and potential explosion. This feature is vital in the fastgrowing equipment populations that include cellular telephones, portable computers, and battery-powered tools, where users need rapid recharge to maximize equipment use.

These integrated circuits have been designed for the most common NiCAD battery charger circuits using SCRs and current-limited transformers. The charge cycle begins when the IC detects the presence of batteries connected for recharge. It ends in two ways: an on-board clock in the IC stops the recharge after 90 minutes; or an external thermistor input accepted on the chip stops the charge cycle if recharge is completed in less than 90 minutes, because of battery heat generated as full charge is reached.

In addition to automatic battery sense and dual-mode charge termination, the TSC675/676 devices provide an LED output that allows visual checking of the chargecycle status. Automatic trickle charge is featured on the IC, with a timer override reset pin on the TSC676 and trickle-charge select pin on the TSC675. These features make these devices suitable for microprocessor-controlled charging systems.

Teledyne Components 1300 Terra **Bella** Ave. P.O. Box 7267 Mountain View, CA 94039-7267 (415) 968-9241 Fax: (415) **967-** 1590 Reader Service **#503** 

### RS-232-TO-PC KEYBOARD INPUT CONVERTER

Data input to a PC can be simplified by means of the Smart Pipe **RS-232-to-PC** Keyboard Input Converter announced by Vetra Systems Corporation. The Smart Pipe interfaces RS-232 protocol devices to the standard keyboard port of an IBM PC or compatible, and makes it unnecessary to create software to handle character input. It converts the asynchronous serial data from RS-232 protocol, coding, and voltage to the standard keyboard protocol, coding, and voltage. It also generates the appropriate power-up responses and provides all the required handshaking so it can remain plugged into the PC at all times.

The Smart Pipe allows a variety of serial devices to be interfaced to a PC, leaving the PC's RS-232 serial ports free for other applications. No special software is required, since the Smart Pipe generates all standard codes. During system and software development, the standard keyboard can be used to simulate the RS-232 inputs. Replacement of the keyboard with the serial device and the Smart Pipe is transparent to the software. Applications for the device include industrial controllers, remote site control, communications network nodes, data acquisition systems, and display and demonstration equipment.

The RS-232 format accepted by the Smart Pipe is one start bit, eight data bits, no parity, and one stop bit. Switches are used to select data rates of 1200, 2400, 4800, or 9600 bps. Since the PC can inhibit input from its keyboard, the RS-232 source must also be inhibited. The Smart Pipe uses the Clear To Send (CTS) signal on its port for this purpose. The RS-232 source is allowed to send data only when CTS is present.

The Smart Pipe is available in two basic models: the VIP-331 and VIP-332. The VIP-331 translates ASCII characters, while the VIP- 332 does no code translation; only voltage and protocol conversion. Models are available for the PC/XT (add -X to either model number), PC/AT (-A), or PS/2 (-P). Another version (-U) contains an internal switch to accommodate all three PC types. Pricing was not available at press time.

Vetra Systems Corp. P.O. Box 714 Melville, NY 11747 (516) 454-6469 Fax: (516) 454-1648





### **DSP FAMILY EXPANDS**

Analog Devices has expanded the ADSP-2101 series of digital signal processing chips in two directions, offering devices with features ranging from very low cost to high system integration.

The ADSP-2105 is the low-cost member of the family. Pinand code-compatible with the ADSP-2101, the ADSP-2105 has 1 k-word program memory and 512 words data memory. The ADSP-2105 also features a single serial port. The major feature of the ADSP-2105 is its price-\$9.90 in quantities from one to 100.000.

At the other end of the family, the ADSP-2111 adds a Host Interface Port to the standard ADSP-2101 function list. The HIP helps target the ADSP-2111 to multiple DSP applications, or applications where the DSP works in tandem with a non-DSP microprocessor. The ADSP-2111 is available with prices starting at \$87, quantity 100.

Both DSPs share major architectural features with

the other members of the ADSP-2100 family. These features include three independent computational units. two independent dataaddress generators, a program sequencer with zero-overhead looping and conditional arithmetic

instruction execution, and the ability for an internal program to boot into the DSP automatically from external memory or the HIP.

Analog Devices, Inc. One Technology Way P. 0. Box 9106

> Norwood, MA 02062-9106 Reader Service #505







**Desktop 9-Track Tape Subsystem** 

Reader Service #211

### 68HC11 IN-CIRCUIT EMULATOR

A compact in-circuit emulator, providing complete development support for the Motorola 68HC11 microcomputer family in expanded and single-chip modes, has been announced by Wytec Company. The WICE 68HC11 uses a host PC as a peripheral device for simulating target hardware in real time during software debugging. While running the user's code, the target program can access the host PC's keyboard, CRT display, and speaker in real time. For many applications, it allows software debugging in real time without target hardware.

The WICE **68HC11** comes with **window**oriented, user-friendly PC driver software that runs under MS-DOS on the IBM PC, XT, AT or compatibles and permits real-time and full-speed emulation at clock rates up to 14 MHz. The emulator communicates at 115.2 kbps via an RS232 serial link to the host PC and monitors 30 programmable memory locations, 17 stack locations, and all registers. Besides reading symbol files in 2500AD, Microtek, and Zak formats, and those generated by other assemblers and C compilers, its symbolic debugger includes a utility program which creates a symbol file from the Motorola cross-assembler (a public domain program) for downloading symbols into the WICE 68HC11.

Other features include scope or logic analyzer trigger output, on-line' assembler, disassembler, EEPROM erasing and



programming, memory enter, compare, move, fill, search, single stepping, and eight software breakpoints. Its PC interface allows upload and download of files in Motorola S record, Intel hex, and Tektronix hex formats.

The WICE **68HC11** sells for **\$795** and includes a 5-V power supply, an emulator cable with a 52-pin PLCC plug, an RS-232-C cable, and PC driver software.

e Best 8057 Emulator"

5 ft\_cable

8051, 8052, 80C152/154/321/451/452/51FA/51GB/515/517/535/537/ 2/851, 80532, 83C451/552/652/751/752/851, 8344, 87C451/552/751

Full Source-level Debugger w/complete C-variable support.

48 bit wide, 16K deep trace, with "source line trace."

"Bond-out" pods for 8051, 83C552,83C451,83C652, 83C751, 80C515/80C517, 83C752.

Prices: 32K Emulator 8031 \$1790: 4K Trace \$1495' \*US only

CALL OR WRITE FOR FREE DEMO DISK!

Ask about our demo VIDEO

CORPORATION (408) 866-1820 FAX (408) 378-7869

**NOHAU** <sup>51</sup> E. Campbell Avenue Campbell, CA 95008

PC based emulators for the 8051 family

552/562/652/851, 80532, 83C451/552/652/751/ /752, 8751, 8752, D\$5000 + CMOS more.

PC plug-in boards or RS-232 box.
 Up to 30 MHz real-time emulation.

Wytec Company 185C E. lake St. #140 Bloomingdale, IL 60108 (708) 894-1440 Fax: (708) 307-9809

Reader Service #506



Advanced Relocating Macro Cross Assembler

- Includes linker, librarian, and crossreference utility
- Generates full source-level debugging information
- Automatically bank switches program greater than 64K using MMU
- Linker allows code placement at both physical & logical addresses
- Outputs binary, Intel Hex and Extended Intel Hex files
- Compatible with M80, SLR, 2500AD, and Avocet Assemblers
- Built-in MAKE facility supports dependency file checks
- · FREE demo disk available
- · Compatible C-Compilers available soon!

If you're ready for **a** fast, full-featured, affordable product, give us a call. You'll be pleasantly surprised.



SOFTOOLS INC. 8770 Manahan Drive Ellicott City, MD 21043 301-750-3733 301-750-2008-Fax/BBS

Reader Service # 193



REAL-TIME

SEE EEM 90/91

Pages D 1320-1323

### FEATURE ARTICLES



DSP Architecture for Signal Processing Applications



A PC Stopwatch



Digital Image Processing





Analog Circuit Design

## DSP Architectures for Signal Processing Applications

Matching the Tools to the Job

**DSP** stands for digital signal processing, but this simple phrase blurs many facets of DSP. DSP can be divided into roughly two application areas: numeric processing, where the function of the DSP circuitry is to accelerate the microprocessor's calculations (off-loading them via an IC optimized for calculation); and signal processing, where the DSP is optimized for not just general acceleration, but is really designed for the execution of signal-processing-type of DSP sitthings are appropriate for one activity are generally a

ate for one activity are generally a poor choice for the other.

General numeric processing executes code implementing many disparate activities. These include sorting data, finding averages, comparing and updating bank balances, checking lists, and performing mathematical operations in a wide variety of sequences. In contrast, signal processing code usually implements a variation or embellishment of just a few algorithms. For signal processing, execution time is the real enemy, since many applications require real-time results. It's a very different situation than saying "calculating that bank balance will take 0.13 ms instead of 1.0



imple- processing means menting algorithms that analyze, manipulate, or extract features from data representing the digitized version of analog signals acquired in the real world. Examples include voice recognition, modem signals, and seismic and vibration data, amongmany o t h e r s . ms"-in the signal processing world, it's often either fast enough or useless because it doesn't meet the real-time m a n d a t e !

The basis for most signal **process**ingalgorithmsis thesum-of-products:

**∓∑**a ibi i=1



where *a* and *b* are ordered sets of data points or results of previous calculations. Real-world signal DSP applications include digital filters such as the finite impulse response system modeled in Figure 1, or the decimation-intime (DIT) discrete Fourier transform (or fast Fourier transform, FFT), shown schematically in Figure 2 along with

its algorithm flowchart, Figure 3. In both applications, there is a repetitive pattern of data handling, as well as unique symmetries in data structure-factors which do not exist in general numeric processing.

Unlike the selection of a suitable op-amp or A/D converter, picking a DSP also involves things which

are difficult to characterize: the performance in the intended application. A suitable architecture will accomplish the complete DSP algorithm in less time, while requiring less memory and other support; it will also be easier to program optimally-a major consideration.Simplebenchmarkslike cycle time or multiplication time have little relevance when trying to guarantee execution of the complete algorithm's code in short enough time.

A wide selection of DSP ICs are available from several vendors, including Analog Devices, AT&T, Motorola, NEC, and Texas Instruments, and matching the IC to the application involves subtle judgement. Because the final DSP code is often written at the assembly language level, the source code cannot be ported over to another DSP. The selection of an appropriate digital signal processor requires tradeoffs in cost, memory, speed, programming effort, power consumption, and similar traditional engineering factors.

DSPs have two independent memories (Harvard architecture)-one sup plying the program steps (the operations) and the other supplying the data



Figure 1 - A FIR filter Is a typical DSP application.

(operands). In contrast, a non-signal processing DSP relies on the conventional von Neumann architecture with a single memory space shared by both operation opcodes and data.

Of course, two memories require two program counters to address the correct memory location. Thisleads to lots of confusion in terminology, since the simple address bus and data bus combination is now replaced by four: program memory address (PM A) bus, program memory data (PMD) bus, data memory address (DMA) bus, and data memory data (DMD) bus! And, this DMA is unrelated to direct memory access DMA!

### EFFECTIVE ARCHITECTURE REQUIREMENTS

Effective DSP architectures for processing real-world signals in real time (or at least fast enough to be truly useful) provide:

a) fast and flexible arithmetic, including single-cycle multiplication For example, signal processing (often with accumulation), shifting, and logic operations. There should be no need to rearrange operands or order of arithmetic operation, since these actions waste valuable time.

> **b)** extended dynamic rangeon multiplication/accumulation-needed to deal with sums-of-products common in DSP---and protection against overflow, which may result from repeated accumulations.

> c) single-cycle fetch of two operands, as data for repeated sum-of-products calculations. If fetching the

data pairs takes one cycle per operand, little time is left for arithmetic.

d) circular buffering in hardware, for efficient execution and minimal software burden in applications such as digital filtering, along with hardware for address pointer wraparound from end back to beginning.

e) looping and branching with zero overhead: The often inherently repetitive DSP algorithms are commonly implemented as program loops, and should execute without extracycle penalty for checking the end of the loop or for conditional branching out of the loop. Using an additional cycle to check the If...Then (or For...Next) loop for exit conditionsis very inefficient, and most of the time the result of checking is to go back to the beginning of the loop.

Three aspects of DSP architecture are especially critical to real-time sig-

February/March 1991 13





Figure 2-An eightpoint decimation-intime (DID) FFT shows the repetitive pattern of this common DSP function.

nal processing: arithmetic processing (items a and b), data addressing (c and d), and program sequencing (e).We can look at these using the ADSP-2100 family of DSP processors from Analog Devices Inc., which is designed with these factors optimized for signal processing, in contrast to general processing and calculation

### ARITHMETIC PROCESSING

The arithmetic section of the ADSP-2100 has three computational units, shownin Figure4, linked but independent of eachother. The arithmetic and logic unit (ALU), multiplier/accumulator (MAC), and barrel shifter are connected via the results (R) bus, so that the output of any unit can be used as input for itself or any other unit on the next cycle. Operands for the ALU and MAC can come from program or data memory, or various registers.

ALU operations can be done on any combination of the two X and two Y input registers, which in turn can be loaded with any combination of program or data memory, or other data registers within the processor. An example of a multifunction ALU instruction for addition is:

AR (the ALU result) = AX0 + AY1
AX0=DM(I0, M3)
AY1=PM(I4, M7)

where the first part is the addition, the second part loads one X input register from data memory, and the third part loads a Y register from program memory. The entire operation is completed in a single cycle (80 nanoseconds for a 12.5-MHz clock ADSP-2100A).

In contrast, some DSP architectures require that one operand comes from the accumulator while the other comes from either the multiplier or **from the data bus (via a shifter)**. When adding two numbers with these other architectures, the accumulator is first loaded with one data number, and then the second number is added to the accumulator-a two-cycle operation. In addition, for this result to be used as an input for anything other than another ALU operation, the data must first be transferred from the accumulator to data memory. These restrictions result in a severe **arithme**tic throughput penalty.

The MAC in the ADSP-2100, like its ALU, has two X and two Y input registers. MAC operands may be loaded from any combination of program memory and data memory, or other processor registers; the MAC feedback and result registers can also serve as operands for any MAC operation. Two new operands can be loaded into the input registers in parallel with computation so that a new MAC operation, with new operands, can be started with every cycle (even with off-chip memory accesses).

By comparison, some DSP architectures do not have a multiplier/ accumulator as a single entity, although they do have a multiplier separate from the ALU. A complete MAC operation thus requires two cycles: one to perform the multiplications, and one to perform the accumulation (in the ALU). The interdependency of ALU and multiplier means that MAC operations cannot be intermingled easily with ALU operations; the order of calculations in the final algorithm may have to be changed to avoid conflicts. In addition to requiring more system time, the instructions



Figure 3—The DITFFT flowchart shows the nested looping structure of the algorithm.

### RISC VS. **CISC** VS. DSP ARCHITECTURES

Why not avoid all these signal processing architectural issues by using a RISC (reduced instruction set computer) architecture, since RISC seems a panacea for so many other problems?

As central processor architectures matured, their Instruction sets became 'richer' and more complex. A **CISC de**sign includes instructions for basic **processor** operations, plus single Instructions that are sophisticated enough to **evalu**ate a high-order polynomial, for **ex**ample. But **CISC** has a price: many of the instructions execute via microcode In the CPU and require numerous clock cycles, plus silicon real estate for code storage.

In contrast, the reduced instruction set computer (RISC) recognizes that in many applications, basic instructions such as LOAD and STORE-with simple addressing modes-are used much more frequently than the advanced instructions, and should not incur an **execution** penalty. These simpler instructions are 'hard-wired' in the CPU logic to execute in a single clock cycle, **reducing** execution time and CPU **complexity**.

RISC AND DSP APPLICATIONS

Although the RISC approach offers many advantages in general-purpose computing, it is not well suited to DSP. For example, most RISCs do not support single-instruction multiplication, a very common and repetitive operation In DSP. The DSP is optimized to accomplish Its task fast enough to be 'real time' in the context of the application, which requires single-cycle arithmetic operations and accumulations.

DSP algorithms have unique needs not found In general-purpose **comput-**Ing: circular buffering, pointer updating and fast looping **with** zero overhead, bit reversing, barrel shifting, scaling, and data-dependent **execution** branching. Each of these should execute **within** the DSP **instruction**, and not as a separate time-consuming **instruction** cycle. The computational unit within the DSP must be run **efficiently**, with data arriving from **ot least two separate data address gen**erators and no. time penalty for data access. CISCs and RISCs support **virtu**ally none of these needs.

Software programming also **differs**. RISCs and CISCs are programmed in high-level languages to **minimize soff**ware development time and **hide** the instruction set from the programmer. For DSP. however, code **optimization (pri**marlly of execution time, but also of memory usage) requires that the **soff**ware engineer use assembly language to get the satisfactory performance. **Critical sections** of the program are **examined** and recoded If needed, to reduce overall **execution time**, after simulation and run-fme histograms.

In theory, any processor-even a hand-heldcalculator-canaccomplish any software task, given enough time. However, **DSPs** are optimized for the unique **requirements** of a real-world signal processing computational needs and algorithms, **while** CISCs and RISCs are belter suited for general-purpose calculations, and where real time is usually not a factor.

for the two-step process require more program memory.

The barrel shifter accepts as input any result register in the processor, including its own result (or its own input register). The shifter can place a 16-bit input value anywhere within a 32-bit field in a single cycle, and shift any number of input bits from offscale right to off-scale left. Functions such as exponent detection, normalizationand denormalization, and block floating-point manipulation can be realized via this shifter. All shifts, regardless of number of bits to be shifted,areperformedinasinglccycle.

### DATA ADDRESSING

Fast arithmetic, of course, is wasted if the required data cannot be fetched at a commensurate speed, regardless of source. To fully utilize the separate data and **program memo**riesofthe"Harvard" architectureused in most **DSPs** (in contrast to the single interleaved program/data memory of the von Neumann computer architecture), the data addressing must support simultaneous dual operand fetches. Circular buffers are often found in DSP algorithms, and a signal processing **DSP** supports these by way



MINDSEYE

soltware combination turns your PCXT/AT/386 or clone into a lab-grade, audio/visual brainwave synthesizer. The Synergizer uses precisely controlled light and sound patterns to safely induce electrical activity in the brain, providing easy access to Alpha and Theta states.

Features of the Synergizer include: independent light and sound control, multiple time ramps and sound/light levels (over 32,000), on-board stereo sound generation with waveform, filter and other sound parameter controls, and an optional Software Toolkit. The latter provides the source and object code necessary to custom program the unit in "C." The Synergizer provides more capability than any other similar device at a remarkably low price. Requires DOS 3.0 or above, 512 K RAM, and hard drive.

MINDSEYE SYNERGIZER \$395 Board, software, lights, manual. EXTERNAL CONTROL UNIT \$95 Software-assignable controls. STUDIO TYPE HEADPHONES \$35 Standard MiniStereo plug. SOFTWARE TOOLKIT \$50

SYNETIC SYSTEMS The leader in Personal Mind-Tech

> ORDER PHONE 800-388-6345 Credit Cards Accepted

Information (206) 632-1722 PO Box 95530 Seattle, Washington 98145

Reader Service #198

© 1991







Digital Signal Processing HeadQuarters, DspHq, is IBM-PC based data analysis software that integrates data input, manipulation, display, and output. DSP boards and data acquisition products are Optional. DspHq provides users with an easy to use application program for the evaluation, simulation, and prototype of DSP analysis routines and systems with or without programming!

#### **REPATIONS**

Data analysis

- *BDSP* algorithm design
   Digital filter design
- » Churchetter
- Simulation
- # Real-time software development



- Speech processing
- Biomedical engineering
- a Sonar / Radar



BITTWARE Research Systems • 400 East Pratt Street • 8th Floor • Baltimore • MD • 21202 Demo & Info: 800-848-0436 • BBS (3-12-24 N 8-1): 301-838-3205 • FAX: 301-879-4465

Reader Service# 117

of built-in address pointer wraparound.

There are two separate address generators in the ADSP-2100: one typically supplies addresses for program memory data fetch while the other supports data memory data fetch. Each address generator has multiple registers to store pointers (addresses), address modifiers, and buffer lengths for circular (modulo) addressing. For efficient FFT execution, the address generator can "bit-reverse" with zero overhead an address as it is being sent out.

Both indirect and direct addressing are available. In indirect mode, the address-in register is updated by the contents of a modify register, as it is being put on the bus. The pairing of the various base address and modify registers is up to the programmer, useful for two-dimensional array addressing or for pointer increment/ decrement. The 24-bit-wide instruction, Figure 5, includes four 2-bit fields to point to specific program memory and data memory address registers, plus their respective modify registers.

A special register is used for circular addressing. Loading a **nonzero** buffer length into this register automatically activates the modulus logic. The address and its modulus are maintained transparently by the address generator without explicit **cal**culationby theprogrammer;likemany other ADSP-2100 functions, this internal calculation has zero overhead.

Some DSP processors support both direct and indirect addressing but through a very limited set of address and modifier registers. This limits flexibility in interleaving several indirect sequences for complex algorithms since the old modify value must be stored and a new one written before the new indirect mode is used. Similar constraints exist for base address switching.

#### PROGRAM SEQUENCING

An efficient DSP for signal processing has little or no overhead wasted in maintaining the desired flow of control. Loops are fundamental to many signal processing algorithms (typified



# 8031/51 Tools 8031 In-Circuit

Emulation Our emulator provides most features of an 8031 In-Circuit-Emulator at a significantly lower price. It assists in integration, debug, and test phases of development. Commands include: disassembly, trace, breakpoint, alter register/memory, and load Intel Hex file. Enhanced ROM option adds real-time execute-to-breakpoint and line-by-line assembler to the ICE or development board. Also allows emulation of the 8032 processor.

> 8031 ICE - \$199 80C31 ICE - \$249 Enhanced ROM add \$70

> NEW! 80C51 FA ICE \$329 80C652 ICE \$329 Includes Enhanced ROM

### **8051** Simulation

The 8051 SIM software package speeds the development of 8051 family programs by allowing execution and debug without a target system. The 8051 SIMulator is a screen oriented, menu command driven program doubling as a great learning tool. **\$99**.

### 8031/51 Single Board Computer

A fast and inexpensive way to implement an embedded controller. 8031/32 processor, 8+ parallel I/O, up to 2 RS232 serial ports, +5 volt operation. The development board option allows simple debugging of 8031/51 family programs. **\$99**ea

### Call us for your custom product needs.

Other products available:

MyGAL - GAL Programmer \$199

FORTH Card - FORTH development card for STD Bus \$279 (OEM-\$1 99)



18

Reader Service # 147 CIRCUIT CELLAR INK



**by the** ubiquitous sum-of-products operation). When a DSP program can be expressed in loop form, the coding is simplified and shorter; further, changes require less work (such as changing the number of taps in the FIR filter). Equally critical, branching specifies conditions under which the loop terminates and program execution begins at new point.

The ADSP-2100 program sequencer, Figure 6, selects the next address for the address bus from either the program counter (for sequential addressing), the instruction word itself (for direct jumps and subroutine calls), the program counter stack (for returns from subroutines and interrupts), or the interrupt logic (to vector to the interrupt routine). All address selection and execution occurs in a single cycle; when an interrupt occurs, all processor status registers are automatically pushed onto the status stack for later recall. When address looping is used, it is automatic and transparent. Without any extra checking cycles, the processor determines if a loop should terminate (either because it has run the specified number of cycles or a branch condition is met) along with the next instruction address. In one cycle the last instruction of the loop is executed and on the very next cycle **the next instruction is executed (either** within the loop or outside, upon termination).

To achieve speed, some DSP architectures use a three-level pipeline (for instruction prefetch, decode, and actual execution) in the program sequencer. They also require an extra instruction to check for loop count or branching conditions. Any deviation from the sequential flow of instructions, such as for returning to the beginning of a loop or terminating the loop, requires that the pipeline be emptied and then refilled.







Figure 6—One of the features of the program sequencer architecture is that the next program address can come from one of four sources.

besides making analysis of program flow complex, this approach encourages straight-line, nonlooping coding of algorithms. These are inefficient to program and consume more memory than loops. When a separate, explicit instruction is needed to check loop count and branching, there is **one** cycle of overhead for each iteration.

### A CHOICE FOR ENGINEERS

DSP chips are like "standard" microcontrollers in a crucial aspect: in both cases there are architectures and design philosophies to match almost any application. It's important to keep the inherent strengths and drawbacks of various DSPs in mind as you make your design decisions.

DSP chips, as high-speed, powerful computing components, can be an important addition to your application design toolbox. Understanding the implications of DSP architecture assures that you match the tool to the job at hand.

### REFERENCE

'Digital Signal Processing In VLSI,' Richard J. Higgins, Englewood Cliffs, NJ: Prentice Hall, 1990.

Bill Schweber is a senior technical marketing engineer at Analog Devices Inc. and holds a B.S. and M.S. inelectricalengineering. He has designed microprocessor-based real-time machine controls, has been a product marketing engineer, and has authored numerous technical articles and written three text books.

IRS

401 Very Useful 402 Moderately Useful 403 Not Useful

(without memory) \$149 \$169 (32K x 8 SRAM) (32K x 8 NV SRAM) Avoid the hassles of programming FPROMS A ROM Emulator can greatly reduce the time spent writing and debugging ROM code Emulates 2764, 27128, & 27256 Plugs into target ROM socket and connects to PC parallel port via modular telephone cable Accepts 32K x 8 SRAM or NV SRAM Loads Intel Hex, Motorola S, hex, and binary files High and low RESET outputs for automatic startup after downloading Includes all necessary software and cables works right away! PARALIAX Z (916) 721-8217 VISA FAX: (916) 726-1905 Parallax, Inc. 6200 Desimone Lane, #69A Citrus Heights, CA 95621 California residents add sales tax. Shipping: \$4.00 for UPS ground, \$9.00 for UPS 2nd day, \$18.00 for UPS next day.

> Reader Service #185 CIRCUIT CELLAR INK

20





eader Service #180





David P.Schulze

## A PC Stopwatch

Improved Timing for Acquisition and Control

ave you ever wondered how fast it really ran? A little piece of your software, I mean. You know, those seemingly trivial loops and simple algorithms that we all take for granted? It takes 129  $\mu$ s to use INT 1 OH to find out where the cursor is on my 80386 clone. It takes 69  $\mu$ s to convert a text character to a graphical pattern using an algorithm I thought was great.

There have been times when simple answers to simple questions have been just out of my reach because the timing methods were either just too coarse, too crude (loop 1000 times and measure with a stopwatch), or too expensive. Why couldn't I have a stupid counter running off a l-MHz crystal that simply plugs into my PC?

With a handful of TTL chips and an inexpensive schematic capture package, I set out to do just that. The schematic in Figure 1 shows eight LSTTL chips that can be addressed on an 8-byte boundary anywhere in the 1K I/O address space of the IBM PC.

The 16-bit counter comes from daisy-chaining two 74LS393 counters together. The relatively slow clock speed of the 1-MHz crystal oscillator keeps the propagation delay rippling through the counters from becoming an issue. The output of the counters is input to a pair of **74LS244** tristate bus drivers. When the PC uses a **16-bit** read, both ports are read in the proper order, loading the least-significant byte of the count into the AL register.

One race condition to watch for is that theprocessorcould catch the clock at the transition of the LSB from FF to 00. If the LSB is input by the first half of the read and the clock is allowed to continue before the MSB is read, the timereported would be incorrect. This was solved by the cluster of NAND gates that control the timer reset and clock enable.



Figure I'- The PCSropwarch relies entirely on discrete logic to keep track of time intervals under program control.

The line called CLOCK is enabled when the third port is read. For example, if 3EOH is chosen as the base port address, the following would reset the timer and enable CLOCK:

> START: MOV DX, 3E2H IN AL,DX

To read the elapsed time, simply,

READ:	MOV	DX, 3EOH
	IN	AX,DX

This instruction will freeze the timer by disabling CLOCK going into the first counter at pin 1 on U3.

The user-configurable port address of the PC Stopwatch is made of a 14-pin switch block, two **74LS266s** (quad XNOR gates with open-collector outputs), and a **74LS138** address **decoder. The '266s do most of the work** decoding the port address by only permitting the SELECT line to pin 6of the'138 to go high when bits 3-9 of the address bus match the switch settings. The '138 simply decodes the bottom three address lines from the PC and converts them into the actual ports enabled for the read. Special attention should be paid to pins 4 and 5 of the '138. Notice the **\*IOR** and the **\*AEN** lines. The **\*IOR** is simply the PC's port read line. This is similar to port read lines on other micros. The **\*AEN** line, however, is much more specific to the PC. This line goes high during a DMA transfer. If it is ignored, every time the PC reads from the disk, the timer would be falsely triggered and bogus data could be input with the disk data.

As a software guy, it took me a while to put this thing together, but the result was as simple as it was effective. With the stopwatch, I can measure up to 65 ms worth of processing time with 1- $\mu$ s resolution. True, I don't always need that much resolution, but I now know exactly how much time my interrupt service routines will take. Using diagnostic C functionssuchas"StartWatch();" and "time = ReadWatch();"Ifind it easy to know where my timingproblems are. There are probably as many different variations of enhancements to this simple idea as there are people who need to know the performance of their software. I found that this was a good place to start.

[Editor's Note: If YOU have developed an add-in timer for your desktop computer, or if you modify this design, we'd like to know about it. If we receive enough designs, we'll do a special article on highresolution timingindesktopsystems. Send your design to: Timer Design Project, CIRCUTT CELLAR INK, 4 Park St., Vernon, CT 06066.1

David Schulze is a specialist in real-time systems design and interrupt-driven environments. He received his B.S. in Computer Science from Eastern Connecticut State University and is noted for his work in software engineering by "Who's Who in the Computer Industry."

IRS -

404 Very Useful 405 Moderately Useful 406 Not Useful



Reader Service #121

Reade



Illustration by Lisa Ann Ferry

## **Digital Image Processing**

Software-based Digital Signal Processing

I mage processing (IP) techniques have become widely used as a direct result of the computer boom of the '80s. The availability and extensive computing power of low-cost personal computer systems have made image processing tools both time and cost effective. As a result, easy access to tools of the once "mystical and closed realm" of the image processing laboratory has spawned new techniques and performance expectations. Today we take for granted the machine vision techniques employed by the automated assembly line procedure or the enhancement of the photograph from a deep-space probe we see on the evening news.

### DIGITAL IMAGE REPRESENTATION

In the world of image processing, *image* defines a set of information which is a machine representation of some pictorial scene. So, our image refers to a two-dimensional light intensity function i(x,y), with x and ydenoting spatial coordinates, and the value of i at any point (x,y) proportional to the brightness (or grey or density level) of the picture at that point.Conventionally this "grey level" value increases as a function of the point intensity.

A digital image is one that has been discretized both in spatial coordinates and in brightness; within the computer realm, it is defined as a 2-D matrix whose row and column indices specify a point within the image and the corresponding matrix array element value specifies its grey level (or density) at that point. Although the size of these digital images varies as a function of the application, the typical image is a square array whose dimension is based on the integer powers of two. For our purposes, we will use images which are 256 x 256 in size and employ a grey scale ranging from 0 to 255, with 0 representing black and 255 representing the brightest white. As such, a grey scale of this sort is easily accommodated using a single 8-bit word (byte) for each pixel thereby making our PC-resident image files 256 x 256 x 1, or 65536 bytes long. [Editor's Note: Softwareandimage files for this article are available from the Circuit Cellar BBS and on Software On Disk #19. See page 107 for downloading and ordering information.]

## BRIGHTNESS ADAPTATION AND DISCRIMINATION

In order to facilitate computer processing of visual data, the typical image is digitized in both the spatial and intensity domain. That is, we perform image sampling to set spatial coordinates and grey-level **quantiza**tion to specify the brightness or lightintensity amplitude digitization. This information is usually stored in a square N x N sampled image array i(x,y) with each element in the array containing the discretely quantized intensity level. As such, the resolution of an image is strongly linked to the number of these spatial points **con**- tained within an image area and the range of levels that each point can display. As the number of grey levels decreases, the eye tends to integrate the imagecausing a mild form of "false contouring" to take place. But there is no "hard concrete rule" for what defines "good" image representation. The number of samples and grey levels required to produce a faithful reproduction of an original image depends on the image itself. Typically, for a 512 x 512 grid, 256-, 128-, and 64level images are of acceptable quality. However, as a rule, the minimum acceptable system for general image processing work is a 256 x 256 grid with 64 grey levels (which is ideal for PC memory constraints).

**FEATURE** 

ARTICLE

Chris Ciarcia

### IMAGE ENHANCEMENT

The primary objective of any enhancement technique is to process a given image such that the visual information contained within the image is presented in a more "application-oriented form" than the original. In other words, the information which is required from the image is "enhanced" and "isolated" so that it can be properly evaluated. Of course this means that the techniques used are specific to the type of information we are trying to enhance. Like any workshop, general image processing techniques are tools in the hands of the craftsman and can be used and combined to create a wide variety of applications.

Image enhancement usually means the sharpening or smoothing of an image to **bring** out desired image detail. Such techniques are often designed to manipulate the variations in the grey-level intensities-to stretch or compress an image's contrast (signal-to-noise ratio). Processing techniques of this sort are usually divided into two basic categories: frequency domain and spatial domain. In the first category, an image is decomposed into its frequency components, modified within that domain, and then reconstructed through an inverse transform into the enhanced image. The spatial domain techniques, on the other hand, refer to modifications which take place within the image plane itself, and constitute techniques that represent direct manipulation of an image's pixels. As it turns out, spatial techniques are usually faster and more efficient, and for all intents and purposes, they are as effective as the frequency domain techniques. The primary advantage of frequency domain **processing** lies in one's ability to be more precise.

### MASK FILTERS

The spatial domain refers to the aggregate of pixels composing an image, that is, the light intensity values associated with their specific spatial coordinates within the image matrix. Spatial domain methods operate directly on these pixels through some sort of transformation process. Functions of this sort are usual defined by the expression,

$$\mathbf{p}(\mathbf{x},\mathbf{y}) \equiv \mathbf{T}[\mathbf{i}(\mathbf{x},\mathbf{y})]$$

where i(x,y) is the input image, p(x,y) is the processed image, and *T* is an operator on *i* defined over some neighborhood of the spatial coordinates (x,y). The approach most often used is



Figure 1 -A  $3 \times 3$  neighborhood mask (kernel) about a point (x,y) in an image.

to define a neighborhood about (**x**,**y**), a rectangular or square **subimage** area like that shown in Figure 1, that is moved pixel by pixel, operating at each (**x**,**y**) location throughout the whole image. Generally we let the values of **i**(**x**,**y**) in a predefined neighborhood of (**x**,**y**) determine the value of **p**(**x**,**y**) at those coordinates. This **so**called "masking filter" is usually implemented using a 3 x 3 kernel or template (the T function) whose coefficients are chosen to detect a given property within an image.

To demonstrate how you can create such a mask filtering procedure on your PC, suppose we consider the image shown in Figure 2. Here we have a simple low-contrast video image taken from my office window. It is a picture of my Jeep "Betsy Bomber" imaged with a Panasonic CCTV camera and grabbed using my Image-Wise/PC video card. [Editor's Note: See "Image Wise/PC-The Digitizing



Figure 2-A low-contrast video image of my 'bomber truck' taken from my office window.

Continues" in CIRCUIT CELLAR INK issues 6-8 for details of the ImageWise/PC Video *Digitizer.1* As you can see, the image has a low contrast but there are widely scattered points which are different from the background. In this case these points make up much of the edge detail. To isolate them, we can apply the mask shown in Figure 3. This mask is moved around the image and positioned at each pixel within the image where every pixel overshadowed by the mask area is multiplied by the coefficient within the corresponding mask, then summed. The total is then divided by nine, the renormalization constant. This is implemented in code in the following manner,

Here, the coefficients are defined by the variables a0, al, ..., a8 (see Figure 3 for the mask coefficient locations) and the input, i(x,y), and output, p(x,y), images are defined by the arrays din[][] and dout[][], respectively. The action of this mask operating on the image in Figure 2 is shown in Figure 4. As you will notice, those points that represent a distinct variation from the background have been enhanced; mainly those points representative of sharpchange with respect to the background. In this case they lie along the edges of imaged objects. So in effect, our masking filter acts like the frequency domain high-pass filter, since edges and other abrupt changes in grey levels are associated with high-frequency components. Using this mask has basically attenuated the low-frequency components within the 2-D frequency domain. If we desired to emulate a frequency low-pass filter using the above-described masking technique, we could define a kernel like that shown in Figure 5a. Here we have a low-pass averaging mask which is designed to smooth out the sharp high-frequency

structure. It can be used quite effectively to isolate the low-frequency components of an image (see Figure 5b.)

For further experimentation using mask filters, I refer you to the filtering program FLTR. **EXE**, available for your use through the Circuit Cellar BBS. Try a variety of different types of filters. **FLTR** will allow you to create, edit, and design your own masks.

### HISTOGRAM EQUALIZATION . . . NONLINEAR CONTRAST STRETCHING

How many times have you viewed an image that has poor contrast, and no matter how you look at it, your eyes seem to have extreme difficulty picking out background details? What you need at this point is some technique which will stretch this background contrast in order to isolate those desired details. One such technique is called histogram equalization. It's an enhancement procedure that modifies the basic global description of the image by modifying an image's contrast in a nonlinear fashion. To best describe how such a technique can be implemented, let's discuss Listing 1 and determine how the input image (we will use the image in Figure 2) is processed in a step-by-step fashion

In the first step we need to declare our working **environment**. Here I have defined two 256- x 256-"byte" arrays: dintohold theinputimageanddout to receive the output processed image. I have also defined an array ihist (0: 255) (of 256 locations since our image can have O-255 individual light-intensity grey levels or densities) which will contain the image's histogram and the array pf (0: 255) which will contain the probability density transformation function.

The primary purpose of step 1 (Listing la) is to create the histogram of the input image, the so-called "probability density function." It is a linear profile that contains information about how may times an individual grey level value appears within theimage. It iscreated byscanningthe



Figure 3-A mask for detecting isolated points different from a constant back-ground.

entire **image and** adding up the total number of times each intensity level appears within the image and storing that number in the corresponding indexed array location of ihist.

Figure 6a is a histogram of the image in Figure 2. It provides us with very important information about the original image and it is often used by different' II' tools. In this instance it enables us to determine the relative contrast within the test image. As you can see, the image of my 'bomber" is low contrast and this fact is verified within its histogram. Note how the histogram profile is fairly low and drawn out. There are no prominent peaks which would indicate sharp structure. But, there is some structure within the image and our ultimate goal is to amplify these features.

This amplification or contrast stretching can be effected by creating the "histogram transformation function" which will be used to map the original image over into the equalized output. Step 2 (Listing lb) shows how this is done. The occurrence densities within the histogram array are summed and then renormalized by



Figure 4—The effect of the filter mask shown in Figure 3 operating on the image in Figure



Reader Service #138



the image weight density-the total number of points within the image divided by the number of grey levels minus one (256 - 1). The output of this operation is then stored in the probability density transformation function array pf.

The contrast-stretched image is then created by mapping over the original image using the transformation array. This is accomplished by determining the grey level for each pixel within the initial image, finding its associated transformation value within pf (at its corresponding indexed location), and then assigning this value to the output image at that spatial coordinate (see Figure 6b). This procedure is demonstrated in step 3 (Listing 1c).

In Listing 1 I included two components not previously discussed. The first is the use of integer arrays. Much of the above coding involved the conversion of byte numbers, ranging from -128 to +127, over to "integer\*2" numbers for the expression of our O-255 grey level scale. Use of integer arrays minimizes required programming memory. Also I have not discussed the use of the clipping thresholdsmin and max. These are useful when you are attempting to isolate a specific range of mapped contrast values.

To gain a further understanding of what different histograms look like and how this technique can be used to modify your images, try EQUAL. EXE (included with the software on the Circuit Cellar BBS). EQUAL plots the histogram of the input image, then maps your image over into an equalized output. An example is shown in Figure 6b containing the histogram equalized image of my "bomber." Note how improved the background



Reader Service #115



a	<pre>integer*1 din(256,256),dout integer*4 ihist(0:255) real*4 pf(0:255)</pre>	(256,256)! input, output images ! histogram ! prob. transfer function
C	find histogram of image	
с	<pre>do j=1,256     do i=1,256     if(din(i,j).lt.0)then         k=256+din(i,j)     else         k=din(i,j)</pre>	! convert to 0-255, integer*2
	<pre>enall ihist(k)=ihist(k)+1 enddo enddo</pre>	! count occurrence of an ! intensity level

Listing 1 a- FORTRAN listing of a histogram equalization procedure. Step 1: Finding the image histogram,

Listing 1 b-Step 2: Creating the transformation' function,

imaging and the front of my truck has become. The black areas at the top of the image represent the original "washed-out" bright clouds which were stretched past 255 and clipped. IMAGE SHARPENING USING EDGE ENHANCEMENT

There are many times when the information required from an image

ader Service#135

isdirectly related to the **size and** shape of the objects in view; characteristics which are often used to identify the objects. Usually this so-called "object segmentation" is implemented by enhancing the edges of the imaged objects and then tracing and segmenting each form into object categories based on their geometrical type. Procedures of this type are typical in most machine vision applications.

This edge enhancement task represents "image sharpening." It can be achieved in both a frequency and spatial manner. We have already discussed how this can be accomplished using the masking filter shown in Figure 4, which was the analog of a high-pass frequency filter. However, most image processors use the "differentiation technique" since it is usually more efficient. A technique of this sort is intuitively reasonable since integration involves averaging-an increasing of image blur; and it's natural to expect differentiation to have the opposite effect-the sharpening of the image.



Reader Service #205



```
do j=1,256
  do i=1,256
     if (din(i, i).lt.0) then! convert each pixel value to an I*2
        k=256+din(i,j)
     else
        k=din(i,j)
     endif
      (k .le. min) then
                            !clip according to set threshold limits
  dout(i,j)=0
else if (k .ge. max) then
     dout(i,j)=0
  else
     n=int2(pf(k))
                            I map over to the equalized image
     if(n.gt.127)n=n-256
     dout(i, j)=n
     endif
  enddo
enddo
```





Figure 6—The screen on the left shows the histogram of the image shown in Figure 2 while the contrast-stretched histogram-equalization in on the right.



listing 2-Robert's gradient method is easy to implement in just about any language.

The most commonly used method of differentiation in image processing applications is called the gradient procedure. Here, the gradient of an image i(x,y) is defined as the vector,

$$G[i(x,y)] = \frac{di}{dx}i + \frac{di}{dy}j$$

with G[i(x,y)] always pointing in the direction of the maximum rate of increase within the function i(x,y). The magnitude of this vector is given by,

$$G(mag) = \sqrt{\left(\frac{di}{dx}\right)^2 + \left(\frac{di}{dy}\right)^2}$$

which equals the maximum rate of increase of i(x,y) per unit distance in

the direction of G. This vector representation is the basis for several approaches to image differentiation. It is usually implemented in digital form by approximating the derivatives with differences. For example,

$$G[i(x,y)] = \sqrt{\left[i(x,y) - i(x+1,y)\right]^{2}} + \left[i(x,y) - i(x,y+1)\right]^{2}}$$

Similar results can be obtained by varying the direction of the pixel gradient relationship. **One** such technique which I often use is called the Robert's gradient method. It uses the cross differences between four adjacent pixels. G therefore becomes,

$$G[i(x,y)] = \sqrt{\left[i(x,y) - i(x+1,y+1)\right]^2} + \left[i(x+1,y) - i(x,y+1)\right]^2}$$

As such, the value of the gradient is proportional to the difference in the grey level between these adjacent pixels.Thegradient thereforeassumes relatively large values for prominent edges within the image and small valuesin regions where the image is fairly smooth. It is zero in regions of constant level.

Implementing such a procedure on your PC is extremely simple. You need only code the magnitude of the gradient function defined above, as shown in Listing 2. An example of the effect of this operation is shown in Figure 7. Here, the image in Figure 2 was passed through the above procedure and then thresholded. This thresholding wasdone mainly for display purposes and basically involved setting every pixel in the Robert's enhanced image greater than 15 to 255 and all pixels less than or equal to 15 to zero. The primary use of such a thresholding technique is to isolate and emphasize a specific image feature. In this case, the enhanced edges.

### IMAGE RESTORATION

As in all image processing, the ultimate goal is to improve the overall quality of the input image. But, unlike most enhancement procedures, the typical "image restoration" technique is designed to reconstruct or recover an image which was degraded due to some observable phenomenon. A perfect example would be **a** defocused camera image which was taken with thecamera'slensimproperlyadjusted. This is what is called the domain of "image reconstruction."

Suppose we were called upon to make corrections to some space telescope images which were distorted due to poor focusing (like the real ones distorted because of misaligned mirrors). For example, suppose that the optical path lengths between components of the space telescope's optical data acquisition system where changed due to some extraneous circumstance. As a result, the output of



Figure 7—The Robert'sedge enhancement of Figure 2 with every pixel > 15 set to 255 and all pixels ≤ 15 set to 0.

### Real-Time Graphics and Measurement/Control Tools Programmers Tools for Microsoft C, Turbo C, C++ and Turbo Pascal



### Call or Write for Demo Disk

### **Fast Real-Time Graphics**

Real-time graphics routines for scrolling graphs, sweep graphs, process control bargraphs, annunciator panels, 3 types of meters and general graphics text displays. Real-time mouse routines are also included. The routines are optimized around the graphics primitives which come with the respective compiler.

### **Powerful Measurement and Control**

PID Control (position and velocity algorithms), Thermocouple linearization for the 15 standard TC types (B, BP, BN, E, J, JP, JN, R, K, KP, KN, S, T, TP, TN), Thermocouple curvefitting for any temperature range, Fourier analysis routines including 16K point FFTs.

### Source Code and Royalty Free

No additional charge for source code, use these routines in your programs without worrying about royalty fees. No other third party drivers are necessary.

### Each version is \$200

Please specify compiler when ordering. Price includes libraries, source code and a 250 page manual. Mastercard, Visa accepted. Shipping charge \$5 within USA, \$9 Canada and \$25 elsewhere.

Quinn-Curtis, 21 Highland Circle, Needham, MA 02194 USA Tel. 617/449-6155 FAX 617/449-6109

the system would be slightly defocused, resulting in a reduction in image quality. It's obvious that adjustments to instrumentation under these conditions are impossible. So this would require that some "restoration" procedure be applied to recover such "expensive" images. This can and has been accomplished by treating the space image as a composite of the desired/required image and an associated blurring function.

A reasonable implementation of such a procedure can be achieved by assuming that the telescope's optical system can be modeled as a spatially invariant linear system with the final space image  $(I_i)$  being defined as the convolution of the our desired image (I) and a blurring function (F) resulting from the maladjustment of the lens components, such that

$$I_{i}(x,y) = \int_{-\infty}^{+\infty} \int_{-\infty}^{+\infty} I(x-t,y-r) F(t,r) dt dr$$

The effect of the system blurring function, is seen by mapping the convolutional relationship of the above equation over into one of multiplication via a Fourier integral transform,

$$I_i(u,v) = I(u,v) \times F(u,v)$$

where F(u,v) is the two-dimensional frequency response of the system blurring function, and  $I_i(u,v)$  and I(u,v) are the transforms of the space image and the required "restored" image respectively.

### SO WHERE DOES THIS ALL LEAD?

An image can be corrected for basic blurring if the form of the blurring spread function (F) is known. Correction of this sort can easily be achieved through a simple deconvolution process which is best implemented in the frequency domain. So, before we continue with the description of the deblurring restoration method, it is important that you be aware of the basic features of 2-D fast **Fourier** transform techniques. If you're happy with black-box implementa-



Figure 8-(a) The power Cepstrum of an image that contains defocus blur. In this picture the power Cepstrum has been inverted and clipped at zero to disclose negative spikes that indicate the out-of-focus condition. (b) The inverted clipped power Cepstrum of an image that contains motion blur. The twin peaks indicate the motion blur; the separation and orientation of the peaks about the center define the severity and the direction of the motion.

tion of the "deblurring restoration procedures," I refer you to three application programs FWD\_FFT.EXE for doing for ward 2-D FFTs, INV\_FFT. EXE for doing inverse 2-D FFTs, and LAMP. EXE which is designed to create the log amplitude of a complex FFT for display purposes.

#### RESTORATION

The restoration of the space image (correcting for lens blur) can be accomplished by a simple **deconvolu**tion of F from Ii with the defocusing spread function  $F_b(x,y)$  being approximated by a cylinder whose radius R depends on the focus defect extent. In most cases this function in the spatial domain has the form,

$$f_{b}(x,y) = 0 \qquad \text{for } \sqrt{x^{2} + y^{2}} > R$$
$$= \frac{1}{\pi R^{2}} \qquad \sqrt{x^{2} + y^{2}} \le R$$

An effective procedure would therefore, (1) create a small filled circle

at the center of a blank image of the appropriate radius, (2) then find the forward FFT of the space image and the image in (1) using FWD\_INV.EXE, (3) then submit each to DECONV.EXE to deconvolve the effects of F from I,, and finally (4) submit the output of DECONV.EXEtoINV\_FFT.EXE to COnvert the results back into the spatial domain to create I.

Suppose instead the space images where taken with an exposure time that was long compared to the movement of some celestial object displaying linear motion. This would result in a blurred smear along the path of the object. To deconvolve this effect, a linear motion spread function can be approximated by a rectangle whose orientation and length are indicative of the direction and extent of the blur. In the case of a blur of length **2d**,

$$F_{m}(x,y) = \mathbf{0} \quad \text{for } y \neq 0, -\infty \le x \le +\infty$$
$$= \frac{1}{2d} \qquad y = 0, -d \le x \le +d$$

OFCOURSELIFE'SNEVERSOEASY...

Well this is all well and good, provided you can anticipate the form of the blurring function. However, more often than not, restoration attempts require some analysis of the types of problems present before blurring functions can be constructed. The actual form of the defocus and motion blurring functions are described above. but the procedure describing how the defocus radius R and/or the motion displacement d and its phase angle are measured must be addressed for any serious "restoration attempt" to succeed. They are usually determined by computing the Cepstrum of the degraded image I,. This Cepstrum is defined as

$$C_{e}(p,q) = T^{1} \{ \log |I_{i}(u,v)| \}$$

where T<sup>-1</sup> denotes the inverse Fourier integral transform. From our basic definitions of the FFT, it follows that

> Figure 9-Text from a Soviet school book imaged by a defocus camera system is shown on the far left. The measured power Cepstrum is displayed/n the upper left handcorner with its spiked ring indicating the radius of our cylindricaipoinf spread function. Using a straightforward deconvolution technique. the effect of this blurring response function. Fb(x,y), was removed with the resuits being displayed on the near left.







Tests 64 Pin Dual-Edge LaserWriter Type SIMM's. **4 X ADAPTER** \$ 89.00 Tests 64K & 256K By 4 Bit Devices AC ADAPTER \$18.00 Regulated +5V@1 Amp. FREE RAMFACTS DRAM NEWSLETTER 1-800-RAMSTAR **COMPUTERDOCTORS** 9204-B Baltimore Boulevard College Park, Maryland 20740 MADE IN U.S A U.S. PATENT No. 4.965799

Reader Service # 1:

the convolutional effects of the blurring functions are additive within the Cepstral domain, where **neglecting the** effects of noise,

### $CI_i(p,q) = C_i(p,q) + C_{F(m \text{ or } b)}(p,q)$

For motion blur of length d at a phase angle of  $\phi$  degrees off the horizontal,  $\mathbf{F}_{\mathbf{m}}(\mathbf{u},\mathbf{v})$  has the form  $\sin(\pi d\mathbf{f})/(\pi d\mathbf{f})$  where  $\mathbf{f} = \mathbf{u}\cos\phi + \mathbf{v}\sin\phi$ , with the higher frequencies being attenuated. The alternate lobes of  $\sin(\pi d\mathbf{f})/(\pi d\mathbf{f})$  produce phase shifts in pi radians. For defocus blur, the frequency response is of the form  $J_1(\mathbf{Rr})/(\mathbf{Rr})$  (the first-order spherical Bessel function), where R is the radius of the blur function and

$$\mathbf{r} = \sqrt{\mathbf{u}^2 + \mathbf{v}^2}$$

It is similar in shape to the motion blur response but circularly symmetric.

The periodic zeros in  $F_{m}(u,v)$  and  $F_{\mu}(u,v)$  lead to large negative spikes in  $C_{Fm}(p,q)$  and  $C_{Fb}(p,q)$ . For example, the zeros of motion blur fall along lines spaced 1 /d apart. This periodic pattern results in a series of negative spikes within  $C_{Fm}(p,q)$  spaced a distance d apart, radiating outward from the origin. The amount that this spike line has rotated about the origin indicates the direction of the motion blur (see Figure 8b). For defocus blur, the circular symmetry of the blur function results in a series of rings of negative spikes within the Cepstrum. These rings are assumed to reflect the radially periodic zeros in J1(Rr)/(Rr), even though that is not strictly true (see Figure 8a). The radius of the first ring within  $CF_{r}(p,q)$  equals the diameter of the spread function.

It is my experience that attempts to locate the spikes of  $CF_m(p,q)$  and  $C_{\mathbf{p}}(\mathbf{p},\mathbf{q})$  are often frustrated due to the effectsofnoiseand the overlying structure of  $C_{\mu}(p,q)$  and  $C_{\mu}(p,q)$ . It is with this in mind that an averaging scheme, based on the spatially invariance assumption, should be adopted. In order for the Cepstral spikes to be identifiable, I<sub>(x,y)</sub> must be subdivided into 100 image subsections and an average must be taken over the square of the magnitude of the Fourier transforms before projection into the Cepstral domain. In this way, the **IF**<sub>(u,v)</sub> x  $F_{a}(u,v)|^{2}$  will be present within the average, but contributions from noise will be averaged to a more subtle background.

Figures 9 and 10 demonstrate the effectiveness of **the Cepstral** technique. In Figure 9a, text from a Soviet school book has been imaged by a defocused camera system. The measured power Cepstrum is displayed in the upper left-hand comer with its spiked ring indicating the radius of our cylindrical point spread function. Using a straightforward deconvolution technique, the effect of this blurring response function,  $F_b(x,y)$ , was removed with the results being displayed in Figure 9b. Note that the date "1466," written just below the lower right



Figure 10—On the left is a photograph of the tail of a moving aircraft with the lettering smeared and unreadable. This smearing was corrected by measuring the extent of the blur and its associated phase angle using the Cepstral technique. Its spread function was then created and deconvolved from the original image to get the image on the right.



corner of the power Cepstrum plot, can now be read without too much difficulty.

For linear motion, a similar exercise was undertaken. Consider the photograph of the tail of a moving aircraft shown in Figure 10a. Notice how the lettering is smeared and unreadable. This smearing was corrected by measuring the extent of the blur and its associated phase angle using the above Cepstral technique. Its spread function was then created and deconvolved from the original image to get the image in Figure 10b. We can now read the tail labeling, "U.S. AIR FORCE O-80010."

Incorporation of the Cepstral technique into any "image restoration" procedure is simple and straightforward. It enables one to use processing tools to determine the extent and type of degradation which must be removed.

#### **ONWARD AND UPWARD**

Well, so ends my all too short description of Image Processing. I hope I've given you a quick view of the types of things that can be done using the tools of IP. Personally, I find myself applying these tools extensively in my work. I like to think of myself as the keyboard artist complete with my palette of paints and brushes, toothpicks, tape and glue, as well as the hammer for effective fitting. No matter how you apply IP tools, whether creating fantastic scenes or just correcting data, the application of these tools is unique to each application. This makes image processing one of the truly fundamental art forms. 💠

Chris Ciarcia has a Ph.D. in experimental physics and is currently working as a staff physicist at a national lab. He has extensive experience in computer modeling of experimental systems, image processing, and artificial intelligence. Chris is also a principal in Tardis Systems.

### IRS 1

407 Very Useful 408 Moderately Useful 409 Not Useful

#### REFERENCES

- 1. Gonzalez, R.C. and P. Wintz, 'Digital image Processing." Addison-Wesley Pub., Reading Mass, 1987.
- 2. M. Cannon, 'Blind Deconvolution of Spatially Invariant Image Blurs With Phase IEEE Trans. Acoust., Speech, and Signal Processing. Vol. ASSP-24. no. 1, 58-63, Feb. 1976.
- 3. J.C. Dainty and R. Shaw, 'Image Science,' Academic Press, New York, 1974. 4. T.G. Stockman. Jr., T.M. Cannon, and R.B. Ingebretsen, 'Blind Deconvolution
- Through Digital Processing, Proc. IEEE (Special Issue on Digital Signal Process-ing), vol. 63, 678-692, April 1975.
- W. Lukoz, "Uebertragung Nicht-negativer Signale durch Lineare Filter." Opt. Acta, vol. 9.335-364, 1962.
- M.M. Sondhi, 'Image Restoration: The Removal of Spatially Invariant Degradations,' Proc. IEEE (Spec. Issue on Digital Signal Proc.), vol. 60.842-853, July 1972.
   B. Bogart, M. Healy, and J. Tukey, 'The Frequency Analysis of Time Series for Echoes,' In Proc. Symp. Time Series Analysis, M. Rosenblatt, Ed. New York: Wiley, 'Statement Structure's Comparison of Structure's Comparison of Statement Series (Spec. Statement Series) (Spec. Spec. Spe
- 1963, ch. 15
- 8. E. Oran Brigham. 'The Fast Fourier Transform' Prentice-Hall. Inc, Englewood Cliffs, NJ, 1974, 164.



### CCINK DESIGN CONTEST WINNER

processing is good, since it yields

CIRCUIT CELLAR INK

38

Mini-DSP

A Digital Signal Processor Experimentation Unit

aving digital computers manipulate analog signals sounds like the classic "apples and oranges" situation. Yet, whole areas of theory, algorithms, and hardware techniques are centered around it. This hasn't hap pened as recently as might be thought. In fact, some digital signal processing (DSP) theories date back to the 1940s, while newer ideas have developed in just the last few years. The reason DSP is a buzzword now is that designers finally have access to the type of hardware that can crunch the numbers fast enough to make real-time systems practical. Before that, applications were largely limited to off-line processing on mainframes and minicomputers.Real-timeprocessing,available since the early 1980s, opens up incredible new applications.

What do these systems do? A main application is to have the computer (typically a microprocessor system) "process" speech, music, and other analog signals. As discussed by others, this may include filtering, spectral analysis, correlation, and more. [1][2] A spectrum analysis can be implemented so quickly that immediate control decisions can be made from the results. Filtering can be shared between many analog signals, so one processor can replace racks full of analog componentry. A precision audio equalizer could be made from a handful of components, and would be easily upgradable. Even the familiar CD music player is an application of DSP, although it's almost a mundane application of the art.

The trend toward this digital systems that can often outperform

analog designs, require no "tweaking," and will maintain the same high performance for years, since component drift is of no concern. Since the signal processing techniques exist mainly in software, a new EPROM means completely new functions.

The bad part is that the theory behind DSP is heavily mathematical. Any experimentation with DSP principles might follow an awfully long learning curve. To shortcut this, I developed the Mini-DSP system. It's a stand-alone DSP system, incorporating both DSP hardware and software algorithms, all programmed, ready to run. To experiment with DSP means simply turning the Mini-DSP on, selecting from many popular preprogrammed DSP algorithms, and hearing and seeing the results. It works in real time on music, other audio, or signal generator inputs. Since the software is in EPROM, the user could furtherexperiment on his own. The Mini-DSP stands alone, not needing a personal computer.

### THE MINI-DSP SYSTEM

The goals in the design were to implement many common DSP algorithms with a minimal number of nonexoticchips, at a reasonable cost (under \$100). The result was a 5-chip design (Figure 1), able to run in the following



ARTICLE

Steven E. Reyer





Figure 1 – The schematic for the Mini-DSPshows the use of the TMS320E 15 and AD7569 with only a handful of components around them.

modes: Spectrum Analysis or Discrete Fourier Transform (DFT); Sampling, Aliasing, Zero-Order-Hold Experiments; **70-tap** Digital FIR Low-pass Filter; Signal/Noise Experiments; **DoubleSideband Modulation (Speech** Scrambling).

Two key chips form the heart (brains?) of the design-the Texas Instruments TMS320E15 DSP, and the Analog Devices AD7569 Analog I/O System. The two chips were not deliberately designed to work together, but do-and well. Below we'll look at the digital and **analog** circuitry separately, although designing such a system meanslookingatbothsimultaneously, while incorporating algorithm considerations.

### ANALOG CIRCUITRY

Generally, a DSP system requires an antialiasing filter ahead of the sampling circuit to limit the highest frequency present to less than onehalf the sampling frequency. The decision was made to omit this, to allow experiments with aliasing to be observed, and to allow maximum flexibility. If external filtering is desired, it can be added. Likewise, no reconstruction filter on the output is included. With the sample rates chosen, many reconstruction frequency components are either inaudible, are masked by louder audible components, or are actually desired, as in the DFT case. Maximum flexibility is again the rule.

The AD7569 is a perfect component to use in such a system. It contains a sample/hold device (S/H), analog-to-digital converter (ADC), and digital-to-analog converter (DAC). It runs on a single +5-volt



Figure 2-A 49kHz sine wave (top) sampled at a 50-kHz rate yields an audible 1-kHz sine wave (bottom). supply, and will convert an analog voltage to an 8-bit sample in 2  $\mu$ s. Its internal logic can be clocked by a 5-MHz signal which, fortunately, is available on the TMS320E15. The AD7569, with its unipolar supply, works with analog inputs and outputs centered around +1.25 volts, and not exceeding the range 0 to +2.5 volts.

An op-amp circuit, using an LM358 with precision resistors, provides offset and gain adjustment. The LM358 is a good choice here, since it operates well off a single +5-volt supply, able to produce outputs down to zero volts. A 1 k isolation resistor feeds the scope jack. The input analog processing has a frequency response from 1 Hz to over 100 kHz, so audio will pass well, and experiments can take place with high-frequency aliasing. The DAC output similarly feeds a scope jack with the other half of the LM358 as a buffer. This signal, with DC blocking, drives a typical LM386 power amp and speaker.

The only other analog circuit is the power supply, a **12-volt** "wall wart" regulated down to +5 volts. The only voltage required internal to the system is +5 volts.

### DIGITAL CIRCUITRY

The digital circuitry is a bits trange. Switches directly on a bus? Yes. With care it'll work just fine. We'll get to that.

The AD7569 is connected to the eight most-significant bits of the 16bit data bus, with ADC and DAC data flowing over these bits. The AD7569 putsout binary data (0 volts = OOH, 2.5 volts = FFH) which has to be changed to 2's complement in software by complementing the MSB. Control is provided by loosely decoding port numbers to provide ADC start, ADC read, and DAC write signals. The'E15 is run off a 20-MHz crystal, and has a reset switch which starts new modes.

Now for the switches. The 'El5 will only output to the data bus during two instructions: **TELW** (table write to external RAM), and **OUT** (port output).No TBLWsareused, and if, during OUT, only zeros are written to the least-significant bits on the bus, the switches

MODE 1 is a straight-through A/D - D/A system test at 50-kHz sample rate MODE1 LDPK 0 Page 0 MODE1A Make sure X=0 ZAC SACL Save χ OUT X, PA5 Start ADC CALL WAIT2 Wait a while IN X, PA6 Get sample LAC Get X and mask MASK Mask off LS byte AND SACL Χ Save OUT X, PA3 TO DAC MODE1A Back for more В For use in MODE1, total wait is 20 microseconds (100 states): 15 in MODE1, 85 here \* WAIT2 LACK Counter WAIT3 SUB ONE Count down BNZ WAIT3 Finished? Padding NOF RET Finally done

Listing 1 - A simple program showing part of the instruction set of the TMS320E 15.

can never short circuit a logic high level bus line to ground. When an IN (port input) is performed, the leastsignificant bits will indicate switch position. Talk about a cheap and dirty input port! The 10k resistors are in a resistor pack. The  $0.1-\mu$ F bypass capacitors are important, since the digital and analog circuitry are in close electrical and physical proximity. hearing and seeing the results in real time. This philosophy led to the choice of algorithms. The DSP techniques included are good ones to experiment with when learning about DSP. They also serve to demonstrate the extraordinary capabilities of even a small DSP system.

### 1. Sampling, Aliasing, Zero-Order Hold

### THE DSP ALGORITHMS

All the textbook learning in the world can still benefit from actually

This software example is a simple loop that takes a sample from the ADC and outputs it to the DAC. At the **50kHz** sample rate, with 8-bit samples,



Figure J-Magnitude frequency response of the 70-tap FIR digital low-pass filter

audio is easily reproduced beyond human hearing range. The interesting part is to note the differences **between** input and output on a scope and/or spectrum analyzer, verifying the effects of sampling. Replicas of the input audio will appear about multiples of 50 kHz. The zero-order hold effect of the DAC reduces the level of the replicas. Any input signal above 25 kHz will "alias" back into the range

FINITE impulse response (fir) Linear phase digital filter design			
REMEZ EXCHANGE ALGORITHM			
BANDPASS FILTER			
FILTER LENGTH = 70			
***** IMPULSE RESPONSE • ****	*2^15=		
H(0) = -0.39324740E-02 = H(69)	-129		
H(1) = -0.12983940E - 01 = H(68)	-425		
H(2) = -0.208003703 - 01 = H(67)	-682		
H(3) = -0.2623/300E - 01 = H(66)	-860		
H(4) = -0.2201/620E-01 = H(65)	-721		
H(6) = 0.472867303-02 - H(63)	-329		
H(7) = 0.13156240E-01 = H(63)	121		
H(8) = 0.10599380E - 01 = H(61)	347		
H(9) = -0.41856990E - 03 = H(60)	<b>–</b> 14		
H(10) = -0.10643430E - 01 = H(59)	-349		
H(11) = -0.11533010E - 01 = H(58)	-378		
H(12) = -0.201812903 - 02 = H(57)	- 66		
H(13) = 0.98988650E - 02 = H(56)	324		
H(14) = 0.13563880E-01 = H(55)	444		
H(15) = 0.48546820E - 02 = H(54)	159		
H(16) = -0.939682903 - 02 = H(53)	-308		
H(17) = -0.164733603 - 01 = H(52)	-540		
H(18) = -0.87726440E - 02 = H(51)	-287		
H(19) = 0.84543290E - 02 = H(50)	277		
H(20) = 0.20221020E - 01 = H(49)	663		
H(21) = 0.143755103 - 01 = H(48)	471		
H(22) = -0.65115430E - 02 = H(47)	-213		
H(23) = -0.25056310E - 01 = H(46)	-821		
H(24) = -0.22764450E - 01 = H(45)	-746		
H(25) = 0.27096650E - 02 = H(44) H(26) = 0.21007500E - 01 = U(42)	1040		
H(27) = 0.31907300E-01 = H(43)	1040		
H(28) = 0.52376820E-01 = H(42)	172		
H(29) = -0.43869390E - 01 = H(40)	-1437		
H(30) = -0.67281310E - 01 = H(39)	-2205		
H(31) = -0.26753120E - 01 = H(38)	-877		
H(32) = 0.80170720E - 01 = H(37)	2627		
H(33) = 0.21102490E+00 = H(36)	6915		
H(34) = 0.30049300E+00 = H(35)	9847		
BAND 1 B	BAND 2		
LOWER BAND EDGE 0.0000000 0.1	700000		
<b>UPPER</b> BAND EDGE 0.1500000 0.5	000000		
DESIRED VALUE 1.0000000 0.0	000000		
WEIGHTING 1.000000 50.0	0000000		
DEVIATION 0.1584962 0.0	031699		
DEVIATION IN DB 1.2778920 -49.9	790200		

Figure 4-The 70 coefficients used in implementing the FIR digital low-pass filter.

below 25 **kHz**. For instance, a **49-kHz** input will produce an audible **1-kHz** tone (Figure 2).

The simple program shown in Listing 1 serves to exhibit some features of the instruction set.

### 2. Reduce&Precision Sampling

This is a sampling example, as above, but now the precision is gradually reduced from 8 bits down to 1 bit.

Five seconds at each precision audibly reinforces the theory of six decibels per bit **signal-to**noise ratio (**SNR**). At or below 5 bits, the noise (hiss) is very obvious. But the surprise is just how recognizable is a **2**bit or even a l-bit representation. The software then reverts back to **8** bits, and repeats.

### 3. FIR Digital Filter

One of the most common applications of DSP. and one that the 'El5 architecture is best suited for, is finite impulse response (FIR) digital filtering. Almost any analog filter can be outperformed by a digital filter. And the FIR type, which is equivalent to numerical convolution, can have perfectly linear phase, as well. The filter programmed has 70 taps, a sample rate of 20 kHz, a passband with 1.28-dB ripple out to 3000 Hz, and a stopband down 50 dB from 3400 Hz out to half the sampling frequency at 10 kHz. The filter's frequency response appears in Figure 3.

The 'El5 really shines here, doing 70 multiplies and 70 adds in the intersample interval of 50  $\mu$ s. Actually, the chip is coasting, with



### Develop Image-based applications with Victor Image Processing

Victor is a library of functions for C programmers that simplifies development of scientific imaging, quality control, security, and image database software. Victor gives you device control, image processing, display, and TIFF/ PCX/GIF/PW/PIF/bin file handling routines.

Your software can have features such as: live video on VGA, resize and zoom, display multiple images with text and graphics. Image proceasing functions include brightness, contrast, matrix convolution filters: sharpen, outline, etc, linearization, equaliition, math and logic, overlay, resize, flip, invert, mirror. Size/number of images limited only by memory. Display on EGA/VGA UP to 1024x768x256. Hold multiple images in expanded memory and print halftone3 at any size on laser printers.

And, to get you up and running quickly, we've inch&dour popular Zip Image Processing software for rapid testing and prototyping of image processing and display functions.

Victor and Zip support ImageWise and other popular video digitizers.Victor supports Microsoft C, QuickC, and Turbo C, no royalties. Victor Library \$195. Source available.

### ZIP Colorkit creates color images

It's easy to produce stunning color imageswith the ZIP Colorkit --capture three images with a gray scalevideo digitizer using red, green, and blue filters and save the images. Colorkit loads the image files and uses a unique optimizing algorithm to calculate the optimum color image. Supports PIW, PIF. PCX, TIFF, GIF, and TGA file formats. ZIP Colorkit, \$75.

### ZIP Utility, Pack

Translate images between popular file formats: TIFF-PCX-GIF-ASC-WKS-PIW-PIF-EPS. Analyze images with your favorite spreadsheet by converting into the worksheet or ASCII formats. Rotate, flip, mirror. ZIP Utility Pack, \$39.

VICTOR LIBRARY a	\$195
with <b>8-bit</b> frame grabber	\$399
ZIP Colorkit ,,I	. \$75
ZIP Utility Pack	. \$39

### Call (314) 962-7833 to order VISA/MC/COD CATENARY SYSTEMS 470 BELLEVIEW ST LOUIS MO 63119 (314) 962-7633

Reader Service #210

February/March 1991 41

### 8031 Single Board Computers

Experience the power of low cost embedded control in your next project!

The Control-R (pronounced "Controller") series of 8031 Single Board Computers are designed and manufactured to provide the features you need at a price that won't blow your budget. We are **commited** to providing cost effective products to speed construction of your prototype systems and make one of a kind products **trully** affordable. All **SBCs** operate from 5 volts DC and come assembled and tested with complete documentation and sample programming information.

Control-R I — 11.0592MHz 8031 SBC with 8K EPROM socket, optional RS232 serial port and header connection to ports 1 & 3 of the 8031 16 I/O lines make it perfect for small control and data aquisition applications. \$39.95

Control-R II — 11.0592MHz 8031 SBC has all the features of the Control-R I plus an 8K SRAM socket and expansion bus with address, data and RST, INT1, WR, RD, PSEN, ALE, T1 and power. \$64.9:

MAX232 — RS232 option for either computer \$6.9!

SRAM — 8Kx8SRAM (type 6264) for Control-R II \$10.00

PseudoSam51 -- MSDOS crossassembler for the 8031 \$50.0(

\$3.00 Shipping (UPS Ground) for all US orders. Illinois residents must add 6.25% sales tax.

PHONE: (217) 529-7679 Visa MasterCard COD

Cottage Resources Corp. Suite 3-672 1405 Stevenson Drive Springfield, Illinois 62703

Dandar Sanica #130

* MODE * spec:	2 is a digi ifications:	ital filter (	FIR) with the following	
<ul> <li>Fs = Pass</li> <li>Stopl</li> <li>Filte</li> <li>Linea</li> <li>De</li> </ul>	20000 Hz band: O-300 band: 3400- er length: ar phase elay: 34.5	00 Hz, 1.28 <b>d</b> -10000 Hz, 50 70 taps samples = 1.	B ripple dB attenuation 725 ms	
* Start	computing	the convolut	tion at <b>20-kHz</b> rate	
AGAIN1	CALL NOP NOP NOP	WAIT2	Wait 85+2(CALL) Pad for 20 kHz	
	IN LAC XOR SACL	XN,PA6 XN BIAS XN	Get new sample Fix for <b>2's comp</b>	
	SACL OUT LT MPY LTD MPY LTD MPY LTD MPY	X X, PA5 XNM69 HO XNM68 H1 XNM67 H2 XNM66 H3	Ready to start ADC Start ADC Start convolution	
	etc			
	LTD MPY LTD <b>MPY</b> MPY APAC	XNM2 H2 XNM1 H1 XN H0	Final addition	
	ADD SACH LAC XOR AND SACL	ONE,15 X BIAS MASK Y	To round Save (x 0.5) Get result Convert 2's -> DAC Make LS byte = 0 Save	

listing 2-The FIR digital low-pass filter assembly language program.

X, PA3

AGAIN1

Out to DAC

Back, next sample

time left over. The limitation of 70 taps was largely due to memory constraints, not time.

OUT

The actual implementation of the filter has an additional **passband** gain of 0.5 (-6 **dB**) to minimize overflow saturations. With no antialiasing filter, even a square wave could be sampled at the input. After filtering, its fundamental component could exceed the original signal's peak value. The TMS320E15 arithmetic can be made to saturate, instead of overflow, but even then, distortion will result. **The** gain factor helps minimize distortion.

The technique for designing the filter coefficients is computer aided. The IEEE has available a program which takes a frequency domain magnitude specification, and produces an optimized set of coefficients for the desired filter length. This method is often called the Parks-McClellan FIR filter design technique [3], and gives a theoretical response whichisclose to ideal. Thecoefficients of a linear phase FIR filter are symmetric about their midpoint, so only half the total coefficients need be stored in memory (Figure 4). A look at the program listing shows the FIR filter programmed in-line, rather than using a loop (Listing 2). The powerful indexing features of the 'El5 would have allowed a very tight, three-instruction loop to implement the bulk of the filter calculations.but would have been time inefficient. In-line code is about 100% faster, but uses more EPROM.




The digital filter's perfectly linear phase response yields a delay of 34.5 samples at all frequencies, or a constant 1725 µs. The zero-order hold effect of the DAC adds an additional half-sample time delay, or 25 µs. The combination of its very sharp magnitude response and linear phase would be unobtainable in analog circuitry.

### 4. Modulation (Speech Scrambling)

A primitive speech scrambler can be made by modulating speech audio out to a center frequency of 5 kHz, thus effectively inverting the spectrum. That is, low frequencies will appear high, and vice-versa. To implement this digitally, the algorithm is to multiply by samples of a 5-kHz cosine wave. That is, with a sampling

rate of 20 kHz, the corresponding 5kHz samples of a cosine are +1, 0, -1, 0. Actually, a sample rate choice of 10 kHz is even more convenient, since the cosine samples of +1 and -1 every period imply a simple alternation of sign applied to the incoming samples. The 20-kHz rate was chosen to remove the replicas from sampling further from the human hearing range (Figures 5 and 6).

Figure 6-Spectrum of a 1-kHz sine wave after passing through

speech scrambler algorithm. Range is 0 to 10 kHz, with 10 db per vertical division.

the

The audio is quite effectively scrambled, and the significant lower sideband portion of it only occupies the same 5-kHz bandwidth as the original speech. Thus it could be transmitted over a simple audio channel, such as a telephone system. A similar system on the receiving end would unscramble the sound. This works well

- Concentre Service Concount Prices Fast Shinding
<sup>D</sup> .O. Box 567 . Van Nuys, CA 91408
** New ** FLASH UNIT
his NEW compact flash
nit comes from a U.S. nanufacturer of cameras.
Init operates on 3 vdc
<b>Jeal</b> for <b>use</b> as a <i>strobe</i> , warning light or attention get- %. <b>Complete</b> with instruction on how to wire.
CAT#FSH-1\$3.75 each 10 for 535.00 Special New Reduced Price
PHOTOFLASH CAPACITOR
Rubicon CE photoflash capacitor. .79" dia X 1.1" high. These are
ew capacitors that have been repped with 1.4' black and
ed wire leads soldered to the terminals.
1.25 each • 10 for \$11.00 • 100 for 5100.00 Large quantities available. Call for pricing.
FLASHING L.E.D.
Diffused L.E.D. with built in flashing unit. PULSE
RATE: 3 HZ @ 5 Volt/20 ma. Unit continually flashes when 5 Volts is applied. Operates between 4.5 Volts
nd 5.5 Volts. I 1 3/4 size. IDEAL AS AN INDICATOR.
GREEN CAT#LED-4G
<b>\$1.00 each • 10</b> for \$9.50 • 100 for \$90.00
CADMIUM "C" BATTERY
'uasa 1800C
ickel-cad batteries. 1.2 volts, 1800 mAH.
CAT# HDNCBC
<b>100 pieces</b> for \$375.00 (\$3.75 each)
POWER SUPPLIES
5Vdc 3 AMP
iew, prepped power supply
iew, propped power supply with wires and connectors oldered to the inputs and
iew, propped power supply with wires and connectors oldered to the inputs and utputs. Open frame style. 4.94" X 4.03" X 2". nput: 115 Vac, UL and CSA listed. Regulated.
iew, propped power supply ith wires and connectors oldered to the inputs and nutputs. Open frame style. 4.94" X 4.03" X 2°. nput: 115 Vac. UL and CSA listed. Regulated. CAT# PB-53 \$10.00 each 12 Vdc. 5 AMP
Voic Electronics #20x3-1     Jew, proped power supply     with wires and connectors     oldered to the inputs and     utputs. Open frame style, 4.94" X 4.03" X 2".     nput: 115 Vac. UL and CSA listed. Regulated.     CAT# PB-53 \$10.00 each     12 Vdc 5 AMP     ACDC Electronics #12N5 or equiv.     Input: 10.2010/ac Wired for 115 Vac)
Low Electronics #2NS-1     iew, propped power supply     with wires and connectors     oldered to the inputs and     utputs. Open frame style. 4.94" X 4.03" X 2".     nput: 115 Vac, UL and CSA listed. Regulated.     CAT# PB-53 \$10.00 each     12 Vdc 5 AMP     ACDC Electronics #12NS or equiv.     Input: 100-240 Vac (wired for 115 Vac)     Output: 12 Vdc \$3 mips. Open frame style     7' X 4 34' X 3' hips. Begulated
<pre>cub Electronics #DNS-1 iew, propped power supply ith wires and connectors oldered to the inputs and intputs. Open frame style. 4.94" X 4.03" X 2". nput: 115 Vac. UL and CSA listed. Regulated. CAT# PB-53 \$10.00 each 12 Vdc 5 AMP ACDC Electronics #12N5 or equiv. Input: 100-240 Vac (wired for 115 Vac) Output: 12 Vdc © 5 amps. Open frame style 7" X4 3/4" X 3' high. Regulated. CATX PS125 \$37.50 each</pre>
<pre>cub Electronics #DN3-1 iew, propped power supply with wires and connectors oldered to the inputs and witputs. Open frame style, 4.94* X 4.03* X 2*. nput: 115 Vac. UL and CSA listed. Regulated. CAT# PB-53 \$10.00 each 12 Vdc 5 AMP ACDC Electronics # 12N5 or equiv. Input: 100-240 Vac (wired for 115 Vac) Output: 12 Vdc @ 5 amps. Open frame style 7* X4 3/4* X 3* high. Regulated. CATX PS125 \$37.50 each 24 Vdc 2.4 AMP Power-One Inc. #HC-24-2.4</pre>
Cub Electronics #2NS-1 iew, prepped power supply with wires and connectors oldered to the inputs and utputs. Open frame style. 4.94" X 4.03" X 2". nput: 115 Vac. UL and CSA listed. Regulated. CAT# PB-53 \$10.00 each 12 Vdc 5 AMP ACDC Electronics #12N5 or equiv. Input: 100-240 Vac (wired for 115 Vac) Output: 12 Vdc © 5 amps. Open frame style 7" X4 3/4" X 3' high. Regulated. CATX PS125 \$37.50 each 24 Vdc 2.4 AMP Power-One Inc. #HC-24-2.4 Input: 115/230 Vac (wired for 115 Vac) Output: 24 Vdc @ 2.4 amps. Open frame style.
<pre>cub Electronics #DN3-1 iew, prepped power supply ith wires and connectors oldered to the inputs and iutputs. Open frame style. 4.94* X 4.03* X 2*. nput: 115 Vac. UL and CSA listed. Regulated. CAT# PB-53 \$10.00 each 12 Vdc 5 AMP ACDC Electronics #12N5 or equiv. Input: 100-240 Vac (wired for 115 Vac) Output: 12 Vdc © 5 amps. Open frame style 7* X4 3/4* X 3' high. Regulated. CATX PS125 \$37.50 each 24 Vdc 2.4 AMIP Power-One Inc. #HC-24-2.4 Input:115/230 Vac (wired for 115 Vac) Output: 24 Vdc @ 2.4 amps. Open frame style 5.62 X 4.87* X 2.50* CSA listed. CAT# PS-2424 \$30.00 each</pre>
<pre>cub Electronics #DN3-1 iew, propped power supply with wires and connectors oldered to the inputs and utputs. Open frame style, 4.94* X 4.03* X 2*. nput: 115 Vac. UL and CSA listed. Regulated. CAT# PB-53 \$10.00 each 12 Vdc 5 AMP ACDC Electronics #12N5 or equiv. Input: 100-240 Vac (wired for 115 Vac) Output: 12 Vdc © 5 amps. Open frame style 7* X4 34* X 3' high. Regulated. CATX PS125 \$37.50 each 24 Vdc 2.4 AMP Power-One Inc. #HC-24-2.4 Input: 115/230Vac (wired for 115 Vac) Output: 24 Vdc @ 4 amps. Open frame style. 5.62 X 4.87* X 2.50* CSA listed. CAT# PS-2424 \$30.00 each TOLL FREE ORDER LINES</pre>
Concelectionics #2003-1 lew, prepped power supply with wires and connectors oldered to the inputs and inputs. Open frame style. 4.94" X 4.03" X 2". nput: 115 Vac. UL and CSA listed. Regulated. CAT# PB-53 \$10.00 each 12 Vdc 5 AMP ACDC Electronics #12N5 or equiv. Input: 100-240 Vac (wired for 115 Vac) Output: 12 Vdc @ 5 amps. Open frame style 7" X4 3/4" X 3' high. Regulated. CATX PS125 \$37.50 each 24 Vdc 2.4 AMP Power-One Inc. #HC-24-2.4 Input: 115/230/Vac (wired for 115 Vac) Output: 24 Vdc @ 2.4 amps. Open frame style. 5.62 X 4.87" X 2.50" CSA listed. CAT# PS-2424 \$30.00 each TOLL FREE ORDER LINES 1-800-826-5432
Cub Electronics #DN3-1 iew, proped power supply with wires and connectors oldered to the inputs and wiputs. Open frame style. 4.94* X 4.03* X 2*. nput: 115 Vac. UL and CSA listed. Regulated. CAT# PB-53 \$10.00 each 12 Vdc 5 AMP ACDC Electronics #12N5 or equiv. Input: 100-240 Vac (wired for 115 Vac) Output: 12 Vdc @ 5 amps. Open frame style 7* X4 3/4* X 3 high. Regulated. CATX PS125 \$37.50 each 24 Vdc 2.4 AMP Power-One Inc. #HC-24-2.4 Input: 115/230 Vac (wired for 115 Vac) Output: 24 Vdc @ 4 amps. Open frame style. 5.62 X 4.87* X 2.50* CSA listed. CAT# PS-2424 \$30.00 each TOLL FREE ORDER LINES 1-8000-8265-54432 CMAR FOR DERS to Vias, Master/Card or Diacover
Index Electronics #DN3-1 iew, propod power supply with wires and connectors oldered to the inputs and wiputs. Open frame style. 4.94' X 4.03' X 2'. nput: 115 Vac. UL and CSA listed. Regulated. CAT# PB-53 \$10.00 each 12 Vdc 5 AMP ACDC Electronics #12N5 or equiv. Input: 100-240 Vac (wired for 115 Vac) Output: 12 Vdc © 5 amps. Open frame style 7' X 3'4' X 3' high. Regulated. CATX PS125 \$37.50 each 24 Vdc 2.4 AMP Power-One Inc. #HC-24-2.4 Input: 115/230/Vac (wired for 115 Vac) Output: 24 Vdc @ 2.4 amps. Open frame style. 5.62 X 4.87' X 2.50' CSA listed. CAT# PS-2424 \$30.00 each TOLL FREE ORDER LINES 1-800-826-54322 CMARGE ORDERS to Vias, MeaterCard or Discover TERMS: Minimum order \$10.00 Shipping and handling for the 4.8 continental U.SA. \$3.50 per order. All others
Cub Electronics #DN3-1 iew, proped power supply ith wires and connectors oldered to the inputs and iutputs. Open frame style. 4.94* X 4.03* X 2*. nput: 115 Vac. UL and CSA listed. Regulated. CAT# PB-53 \$10.00 each 12 Vdc 5 AMP ACDC Electronics #12N5 or equiv. Input: 100-240 Vac (wired for 115 Vac) Output: 12 Vdc © 5 amps. Open frame style 7* X4 3/4* X 3' high. Regulated. CAT# PS125 \$37.50 each 24 Vdc 2.4 AMP Power-One Inc. #HC-24-24 Input: 115/230 Vac (wired for 115 Vac) Output: 24 Vdc @ 2.4 amps. Open frame style 5.62 X 4.87* X 2.50° CSA listed. CAT# PS-2424 \$30.00 each TOLL FREE ORDER LINES 1-800-826-5432 CHARGE ORDERS to Vias, MaaterCard or Discover TERMS: Minimum order \$1 0.00 Shipping and handling for the 4.8 continental U.S.A. \$350 per order. All others including AK, HI, PR or Canada must pay full shipping All orders delivered in CALIFORNIA must include state
Cub Electronics #DN3-1 iew, proped power supply with wires and connectors oldered to the inputs and witputs. Open frame style. 4.94* X 4.03* X 2*. nput: 115 Vac. UL and CSA listed. Regulated. CAT# PB-53 \$10.00 each 12 Vdc 5 AMP ACDC Electronics # 12N5 or equiv. Input: 100-240 Vac (wired for 115 Vac) Output: 12 Vdc @ 5 amps. Open frame style 7* X4 3/4* X 3 high. Regulated. CATX PS125 \$37.50 each 24 Vdc 2.4 AMP Power-One Inc. #HC-24-2.4 Input: 115/230 Vac (wired for 115 Vac) Output: 24 Vdc @ 2.4 amps. Open frame style. 5.62 X 4.87* X 250* CSA listed. CAT# PS-2424 \$30.00 each TOLL FREE ORDER LINES 1-8000-8266-54322 CMARGE ORDERS to Vias, Master Card or Diacover TERMS: Minimum order \$1 0.00 Shipping and handling for the 4.8 continental U.S.A \$3.50 per order. All others including AK, HI, PR or Canada must pay full shipping. All orders delivered in CAL FORNIA must include state sales tax (6 %, 6 1/2 %, 7 %) Cuantities Limited. NO (C 0. D Prices ethicst chararowithmust matice
<pre>cub Electronics #DNS-1 iew, proped power supply with wires and connectors oldered to the inputs and utputs. Open frame style. 4.94* X 4.03* X 2*. nput: 115 Vac. UL and CSA listed. Regulated. CAT# PB-53 \$10.00 each 12 Vdc 5 AMP ACDC Electronics #12N5 or equiv. Input: 100-240 Vac (wired for 115 Vac) Output: 12 Vdc @ 5 amps. Open frame style 7* X4 34* X 3' high. Regulated. CAT# PS-125 \$37.50 each 24 Vdc 2.4 AMP Power-One Inc. #HC-24-2.4 Input: 115/230/Vac (wired for 115 Vac) Output: 24 Vdc @ 2.4 amps. Open frame style. 5.62 X 4.87* X 2.50* CSA listed. CAT# PS-2424 \$30.00 each</pre>
Concentration of the second state of the second state sales tax (6 %, 6 1/2 %, 7 %) Cuantities Limited. No C. 0. Defices subject to change without notice Call Toll Free, or clip this coupon
Contended in the second
Cub Electronics #DNS-1 iew, propod power supply with wires and connectors oldered to the inputs and witputs. Open frame style. 4.94* X 4.03* X 2*. nput: 115 Vac. UL and CSA listed. Regulated. CAT# PB-53 \$10.00 each 12 Vdc 5 AMP ACDC Electronics #12N5 or equiv. Input: 100-240 Vac (wired for 115 Vac) Output: 12 Vdc © 5 amps. Open frame style 7* X 3/4* X 3* high. Regulated. CAT# PS:25 \$37.50 each 24 Vdc 2.4 AMP Power-One Inc. #HC-24-2.4 Input: 115/230/Vac (wired for 115 Vac) Output: 24 Vdc @ 2.4 amps. Open frame style. 5.62 X 4.87* X 2.50* CSA listed. CAT# PS:2424 \$30.00 each TOLL FREE ORDER LINES 1-800-8265-54322 CHARGE ORDERS to View, MeaterCard or Discover TERMS: Minimum order \$1 0.00 Shipping and handling for the 4.8 continental USA. \$3.50 per order. All others including AK, HI, PR or Canada must pay full shipping. All orders delivered in CALIFORNIA must include state sales tax (6 %, 61/2 %, 7 %) Quantities Limited. NO C. 0. D. Prices subject to change without notice Call Toll Free, or clip this coupon FREE 60 Page Catalog Containing over 4,000 ITEMS ALL ELECTRONICS CORP. P.O. Box 567 . Van Nuys, CA . 91408
<pre>iew, proped power supply itwith wires and connectors oldered to the inputs and wiputs. Open frame style. 4.94* X 4.03* X 2*. nput: 115 Vac. UL and CSA listed. Regulated. CAT# PB-53 \$10.00 each 12 Vdc 5 AMP ACDC Electronics #12N5 or equiv. Input: 100-240 Vac (wired for 115 Vac) Output: 12 Vdc @ 5 amps. Open frame style 7* X4 3/4* X 3* high. Regulated. CAT# PS125 \$37.50 each 24 Vdc 2.4 AMP Power-One Inc. #HC-24-2.4 Input: 115/230 Vac (wired for 115 Vac) Output: 24 Vdc @ 2.4 amps. Open frame style. 5.62 X 4.87* X 2.50* CSA listed. CAT# PS-2424 \$30.00 each TOLL FREE ORDER LINES 1-800-8265-55432 CMARGE ORDERS to View, Master Card or Diacover TERMS: Minimum order \$1 0.00 Shipping and handling for the 4.8 continental USA \$3.50 per order. All others including AK, HI, PR or Canada must pay full shipping. All orders delivered in CALIFORNIA must include state sales tax (6 %, 6 1/2 %, 7 %) Quantities Limited. NO C. 0. D. Prices subject to change without notice Call Toll Free, or clip this coupon FREE 60 Page Catalog Containing over 4,000 ITEMS ALL ELECTRONICS CORP. P.O. Box 567 · Van Nuys, CA · 91408</pre>
Very Peopled power supply with wires and connectors oldered to the inputs and utputs. Open frame style. 4.94* X 4.03* X 2*. nput: 115 Vac. UL and CSA listed. Regulated. CAT# PB-53 \$10.00 each 12 Vdc 5 AMP ACDC Electronics # 12N5 or equiv. Input: 10-240 Vac (wired for 115 Vac) Output: 12 Vdc @ 5 amps. Open frame style 7 X 3/4* X 3 high. Regulated. CAT# PS:25 \$37.50 each 24 Vdc 2.4 AMP Power-One Inc. #HC-24-2.4 Input: 115/230/Vac (wired for 115 Vac) Output: 24 Vdc @ 2.4 amps. Open frame style. 5.62 X 4.87* X 250* CSA listed. CAT# PS:2424 \$30.00 each TOLL FREE ORDERS LINES 1-800-826-54322 CHTEE ORDERS to View Meeter Card or Discover TERMS: Minimum order \$10.00 Shipping and handling for the 4.8 continental U.S.A \$3.50 per order. All others including AK, HI, PR or Canada must pay full shipping. All orders delivered in CALIFORNIAmust include state sales tax (6 %, 6 1/2 %, 7 %) Quantities Limited. NO C. 0. D.Prices subject tochange without rotice Call Toll Free, or clip this coupon FREE 60 Page Catalog Containing over 4,000 ITEMS ALL ELECTRONICS CORP. P.O. Box 567 · Van Nuys, CA · 91408
New Proped power supply iew, proped power supply ith wires and connectors oldered to the inputs and iutputs. Open frame style. 4.94* X 4.03* X 2*. nput: 115 Vac. UL and CSA listed. Regulated. CAT# PB-53 \$10.00 each 12 Vdc 5 AMP ACDC Electronics # 12N5 or equiv. Input: 100-240 Vac (wired for 115 Vac) Output: 12 Vdc © 5 amps. Open frame style. 7 X 4 34* X 3* high. Regulated. CAT# PS:25 \$37.50 each 24 Vdc 2.4 AMP Power-One Inc. #HC-24-2.4 Input: 115/230/Vac (wired for 115 Vac) Output: 24 Vdc @ 2.4 amps. Open frame style. 5.62 X 4.87* X 2.50* CSA listed. CAT# PS:2424 \$30.00 each TOLL FREE ORDER LINES 1-800-8265-554.322 CMARGE ORDERS to Viae, MeaterCard or Discover TERMS: Minimum order \$1 0.00 Shipping and handling for the 4.8 continental U.S.A. \$3.50 per order. All others including AK, HI, PR or Canada must pay full shipping. All orders delivered in CALIFORNIA must include state sales tax (6 %, 6 1/2 %, 7 %) Quantilies Limited. No C. 0. D. Prices subject to change without notice Call Toll Free, or clip this coupon FREE 60 Page Catalog Containing over 4,000 ITEMS ALL ELECTRONICS CORP. P.O. Box 567 . Van Nuys, CA . 91408 Name
View, proposed power supply view, proposed power supply vith wires and connectors oldered to the inputs and viguts. Open frame style. 4.94* X 4.03* X 2*. nput: 115 Vac. UL and CSA listed. Regulated. CAT# PB-53 \$10.00 each 12 Vdc 5 AMP ACDC Electronics # 12N5 or equiv. Input: 10 240 Vac (wired for 115 Vac) Output: 12 Vdc @ 5 amps. Open frame style 7 X 4 34* X 3 high. Regulated. CATX PS125 \$37.50 each 24 Vdc 2.4 AMP Power-One Inc. #HC-24-24. Input: 115/230Vac (wired for 115 Vac) Output: 24 Vdc @ 2 4 amps. Open frame style. 5.2 X 4.87* X 250* CSA listed. CAT# PS-2424 \$30.00 each TOLL FREE ORDER LINES 1-800-826-54.322 CATW PS-2424 \$30.00 each TREMS: Minimum order \$10.00 Shipping and handling for the 48 continental USA \$3.50 per order. All others including AK, HI, PR or Canada must pay full shipping. All orders delivered in CAL FORNIA must include state sales tax (6 %, 6 1/2 %, 7 %) Quantities Limited. No C. 0. Drices subject to change without notice Call Toll Free or Clip this Coupon FREE 60 Page Catalog Containing over 4,000 ITEMS ALL ELECTRONICS CORP. P.O. Box 567 . Van Nuys, CA . 91408 Name Addrees

Figur diait

يە راسى ئەر بال

for privacy purposes, but is by no means secure.

Nevertheless, it serves to demonstrate modulation, which is a useful technique in modem design, radio signal generation, and frequency-division multiplexing applications.

### 5. Spectrum Analysis

The final major application preprogrammed turns an oscilloscope into a spectrum analyzer. The discrete Fourier transform (DFT) is the heart of the method. It takes 100 samples at a 10-kHz rate and performs a DFT, computing magnitudes of the 50 harmonics representing the components of four, internal to the software, creating a more useful display. A "PEAK" setting causes peak values at each harmonic to be held. This is reset by resetting the processor.

A look-up table provides the sines, cosines, and square roots necessary for the algorithm.

### DIGITIZED SPEECH

After all of the above software was written in assembly language, only 1K of the 4K-word (16-bit) EPROM was used up. As long as I had 3K words left, I filled it up with some digitized speech. Upon changing

> Figure **7**—*Spectrum* produced by the Mini-DSP analyzing music. Range is 0 to 5 *kHz*, with 0.5 volts per *vertical* division.



up to 5 kHz (at 100-Hz intervals). These magnitudes are output through the DAC, which drives a scope. A leading sync pulse will trigger the scope, then displaying the spectrum of the input signal. Computations are fast enough that the display is refreshed about 25 times per second, causing minimal flicker.

A music or speech spectrum can be observed as it changes in real time (Figure 7), a mesmerizing experience, and experiments with a signal generator verify the harmonic makeup of a square wave and triangle wave (including the associated aliasing). A sinusoid above 5 kHz will appear in the spectral display below 5 kHz, a perfect example of aliasing.

Since music has relatively little power at any one frequency, a "MUSIC" settingprovidesagainboost modes, you now hear my wife's voice saying "thank you," in a 0.6-second episode of sampled speech. The sampling rate for this was around 10 kHz, and two 8-bit samples were packed into each 16-bit word. This feature is switch selectable with the 'TALK" switch. Finally the EPROM was full.

### USER ALGORITHMS

The above techniques were all programmed into the 'El5 to allow the user to get familiar with DSP techniques without the difficulties of fighting hardware and software problems in addition to the mathematics itself. Theyprovidea greatvariety and flexibility with which to learn. However, with the on-board EPROM, the user can experiment with other algorithms, as well. With the proper assembler and EPROM adapter, the 4K words of EPROM can be the host to any type of DSP technique. One thing to keep in mind here, however, is that certain algorithms can generate high-frequency components which can alias. For example, the modulation example above had a carefully chosen carrier frequency so modulation products were still, for the most part, below half the **sampling** frequency. Anoperation such as full-wave rectification could generatealiased high frequencies. That is, not all analog techniques have a painless transition to the DSP world. Much care must be taken in these cases. While the difficulties of the hardware and language were surmounted by the ready-made Mini-DSP, so were the subtleties of the mathematics.

### WHERE TO FROM HERE?

Using a device like the Mini-DSP should be the springboard to using DSP methods in actual engineering applications. While audio processing is, perhaps, the most fun, applications in data analysis, monitoring, control, and adaptive techniquesabound. Give it a try!

### REFERENCES

- D. McConnell, 'Digital Signal Processing-An Introduction, Part 1," Circuit Cellar INK. issue 13, Feb/Mar 1990, 30–41.
- D. McConnell, 'Digital Signal Processing-DSP Applications with the TMS320C25, Part 2,' Circuit Cellar INK, Issue 14, Apr/May 1990, 48–56.
- J. McClellan. T. Parks, L. Rabiner, 'A Computer Program for Design- ing Optimum FIR Linear Phase Digi- tal Filters,' IEEE Transactions on Audio and Electroacoustics, vol. AU-21. no. 6, Dec. 1973, 506–526.

Steven Reyer holds a Ph.D. in the area of digital signal processing. In addition to being a professor of Electrical Engineering at the Milwaukee School of Engineering, he does consulting in the fields of DSP and communications systems.

IRS -

4 10 Very Useful 4 11 Moderately Useful 412 Not Useful

# FEATURE ARTICLE

Mark E. Nurczyk

# Analog Circuit Design

Stripping Away the Mystery for Digital Designers

**O** ne of the most difficult aspects of any microcomputer-based projectisthedesignoftheanalogsignal conditioning circuitry. The traditional method is to hand calculate initial values, build a prototype, and spend lots of time and money putting it through its paces to determine if it works as desired.

Now you have one circuit that works, but will the thousandth? When you build many circuits from real-life components, what will their performance be across the complete tolerance range of all components? To answer these questions you have two options: build one thousand or so circuits, then redesign from what testing these units reveals to you; or simulate the circuit action using a computer program.

To illustrate the proper steps in analog design, the Student Version of PSpice will be used. PSpice, an electronic circuit simulation program, allows you to determine circuit performance before picking up wires, resistors, or soldering iron. PSpice will not design your circuits for you; only you have the intellect for that. It will show you how your circuit will theoretically behave. It will allow you to use your computer as an oscilloscope. PSpice will allow you to see the voltage waveform at each circuit node (a point where two or more components come together) or the current through each component. It will save you from difficult and tedious hand calculation, allowing you to be more creative.

The steps necessary for proper design of analog circuits are many and varied. The procedures required are: define the input protection network to protect from real-world **tran**-

```
110 LOGA = 1.24798
120 C = 2.38559
130 D = 3195.89
140 FOR TZONE = 33 TO 122
150 KTZONE = (TZONE - 32) * 5 / 9 + 273.15
160 CLOGT = C * LOG(KTZONE)/LOG(10)
170 RTZONE = 10^(LOGA ~ CLOGT + D/(2.3026 * KTZONE))
180 PRINT USING " #####"; TZONE;
190 PRINT USING " ######"; 10000*RTZONE
200 NEXT TZONE
```

listing 1 - A small BASIC program is used to develop a PSpice thermistor model.

*									
* THEF	RMISTOR	SWEEP							
*		+-+-C	ontrol	volta	ge				
*		+-	Referen	çe re	esistor				
*     t-+-Simulated component									
CHIDOW	m 7 V		11						
		$\mathbf{v}_{(2)}^{\perp \Delta}$	545 11.21 13	0 0	0 0 0	1			
FCOPY	0 3 VSE	NSE 1	(1,2) (3	, 0, 0	000	1			
RIN 1	2 1G								
VSENSE	650								
.ENDS									
RM 11	0 1								
x3 20		0 ZX							
vin ∠ + 1	0 0 PWL 84845	2	82172	2	70509	۵	77100	5	74694
+ + F	12370	- 7	70125	8	67956	9	65862	10	63837
t 11	61881	12	59990	13	58163	14	56397	15	54690
t 16	53039	17	51442	18	49899	19	48406	20	46963
t 21	45566	22	44215	23	42908	24	41643	25	40419
+ 26	39235	27	38088	28	36979	29	35904	30	34964
+ 31	33858	32	32883	33	31958	34	31060	35	30191
t 36 + 41	29349	37	28534	38	27744	39	269/9	40	26237
t 46	20019	42	21648	43	21070	49	20510	40	19966
t 51	19438	52	18926	53	18430	54	17948	55	17480
t 56	17027	57	16586	58	16158	59	15743	60	15340
t 61	14949	62	14569	63	14199	64	13841	65	13493
t 66	13154	67	12825	68	12506	69	12195	70	11894
t 71	11601	72	11315	73	11038	74	10769	75	10507
t 76	10252	11	10004	78	9764	79	9529	80	9301 9351
+ 86	9079 8057	82 87	0004 7860	80 80	8004 7686	84 80	843U 7507	90	0∠⊃⊥ 7333
t 91	7164	92	6999	93	6839	94	6683	95	6531
t 96	6382	97	6238	98	6097	99	5960	100	5827
t 101	5696	102	5570	103	5446	104	5325	105	5208
t 106	5093	107	4982	108	4813	109	4161	110	4663
t 111	4562	112	4464	113	4368	114	4274	115	4183
+ 116	4094	117	4007	118	3922	119	3839	120	3759
+ 121 דעג סידי	3680	122	3603						
. PRINT	TRAN V	1171							
	TIGHT N	****							
.1b:64									

**listing** 2-A *piecewise* linear *voltage* source is used to synthesize a thermistor's resistance change with temperature.

onsa**n**e s. Innist

sients; choose the proper circuit topology foraccuratecircuitoperation; and check the circuit sensitivities to determine component tolerances. Total circuit performance will be examined with all components taken through their full tolerance range. Finally, the circuit's stability will be checked to be sure that it does not oscillate.

The circuits that I will develop throughout this article were devised to illustrate the design process. They will work as shown, but may not be optimal for your purposes. When you get your copy of the Student Version of PSpice, you can experiment with different values for each of the components or the circuit topology. You are free to **exercise your** wildest flights of fantasy; you cannot destroy expensive and difficult to obtain components. Then you will come up with a circuit that is just perfect for you.

Grab some Jolt Cola, a couple of cases of Twinkies, and a pizza or two (no use not eating right), and let's begin.

### FIRST, YOU MAKE A LIST ...

Tobeginacircuit designyoumust have a place to start. If you don't have a good foundation, you can't build a proper structure. A specification that defines how the circuit is supposed to work must be developed and written down. If you don't write it down, you may forget what you're trying to do. Halfway through, you might end up with a circuit that doesn't perform the task required. A specification for a temperature sensing circuit is below:

- A. Accuracy
  - 1. 0–60°F: ±5°F
  - 2.55-85°F: ±2.5°F
  - 3. 80-115°F: ±5°F
- B. Resolution
  - 1. 10-60°F: 2 bits/°F
  - 2. 55-85°F: 4 bits/°F
  - 3. 80–115°F: 2 bits/°F
- C. Electromagnetic Interference 1. Must withstand 15,000-V
  - static discharge
  - 2. Must withstand 600-V 1.2 x 50-µs pulse discharge
- D. Must be able to find open or shorted thermistor
- E. Ambient temperature 0-140°F



### THE RIGHT SENSOR

Now that we have defined the requirements,let'spickasensor.There are many devices that can be used to determine temperature. There are **bandgap** semiconductors, thermocouples, **RTDs**, or thermistors. For this design exercise we will use a thermistor. Why? They are easy to use, they are easy to purchase, they have a high resistance change versus temperature change, and it will make for an **inter**estingarticle that will teach you more. The thermistor that I'll use is a Keystone D97 rated 10,000 ohms at 25°C. In the databook, Keystone supplies a formula that defines the thermistor resistance versus temperature. To **developa** thermistor model, I wrote a small BASIC program, a portion of which is shown in Listing 1.

The values in lines 110–130 are constants supplied by Keystone for the temperature range 33-122°F. Line 150 changes the temperature from Fahrenheit to Kelvin. Lines 160 and 170 solve the Keystone equation.



Figure **2**—Static discharge protection is added to the input of the temperature measurement system.

c	irr	nit	Cel	lar Tok	inmu	- aire		***	C+ s+	4.4	A :	.h	~ **	•
č	1	1	0 0	250P	IC=1	5000	- <b>Li</b> Li Li		Duai	. 1 4	urac	mary	e	
С	2	3	0	.010	IC=5									
C	3	5	0	.10	IC=5									
R	1	1	2	250										
R	2	2	3	10										
. R	.) /	5	4	10K										
R	5	5	ŏ	17										
Ď	1	5	4	D1N40	01									
Γ	2	0	5	D1N40	01									
v	CC	4	0	DC 5										
•	TRA	N 2	.50	5000 1	JIC									
	PRO	BE DL D	1.11.4			0 TO 5 6	ד מת:	C 1	202	00	1	7 117	- 2/1	7
м	⊨ 3	0 1 1 1 1 1 1 1	1=75	VUL DIKS	=.04	CJU=5:		13-1.	202-	09	N=1.	1 10	541	/ TT=50
	END	с <u>э</u> ,												
					an stand a Staats aa de									

listing 3-The corresponding PSpice mode/ for the static discharge protection circuit.



There are two ways to use the resultsof the BASIC program to build a thermistor model suitable for PSpice. One is a DC model, the other is a voltage source model used in the transient analysis mode of PSpice. The DC model is preferred. DC analysis is the fastest analysis mode in PSpice. [Editor's Note: All software for this article, excluding PSpice and MiniTK, is available on Software On Disk #19 or on the Circuit Cellar BBS. See page 107 for ordering and downloading information.] PSpice is very computationally intensive and uses lots of computer time. There is a great incentive to use the fastest running analysis. However, the DC model is very difficult to synthesize. It involves using a diode's junction voltage change with forward current to create an exponential response. Then you have to multiply by an appropriate constant and add an offset. It can take many weeks of trial and error to properly determine the values. Alternatively, you can use a PieceWise-Linear (PWL) voltagcsourceina transient analysis to model the thermistor resistance.

Listing 2 shows how a PWL voltage source may be used to synthesize a thermistor's resistance change with temperature. Each pair of time-voltage values specifies a point on a curve. The magnitude of the voltage between each time-voltage pair is the linear interpolation of the values defined by each pair. For this thermistor model, the time in seconds corresponds to the temperature in degrees Fahrenheit. The voltage at each pair corresponds to the resistance of the thermistor at each temperature. By using seconds as the time change, the resistance changes so slowly that there will be no slew rate limiting due to the finite frequency response of the op-amps.



Figure 3-A graph at the voltage at node 2 in Figure 2 shows a fast, high-voltage spike on the input.



Figure 4-Moving to the output of the protection circuit shows the voltage reaching the input op-amp is within tolerances.

In Listing 2, subcircuit ZX comes from Paul W. Tuinenga's excellent book "SPICE: A Guide to Circuit Simulation and Analysis Using PSpice." The subcircuit takes a voltageinonitscontrol voltagepins, multiplies it by the value of the device connected to the reference pin, and presents a floating impedance on its simulated component pins. The simulated impedance is the product of the voltage and the reference device. Figure 1 displays the output of the thermistor model. It shows the characteristic exponential response of a thermistor. The Y-axis is resistance and the X-axis is temperature in degrees Fahrenheit.

### INPUT PROTECTION NETWORK

Many phenomena are presentin thereal world that will disrupt or destroy an input circuit. Among these are lightning discharges, static electric discharges, or miswiring. Circuits can be designed not to be affected by this interference. The schematics in Figures 2 and 5 and PSpice Listings 3 and 4 show a protection network with standard electrical disturbance circuits. These schematics and listings can be used to develop circuits that reject these transients.

Figure 2 is used for static dischargeprotectiondesign. The PSpice input file is shown in Listing 3. Cl and R1 define a simple model of a human being charged up to 15,000 volts. Those of you who go through cold, dry winters know the joy of touching your home thermostat after walking across a carpet. The input circuit, which will become part of our circuit, consists of all the rest of the parts. R2 provides a small, finite impedance that provides the first stage of filtering with C2. R3 is one fourth of a bridge circuit (to be de-

scribed later) that will work with a thermistor connected from node 2 to ground. R4 limits the input current and provides additional filtering in conjunction with C3. R5 simulates the input resistance of an LMC660 op-amp, which will be used in this design. Diodes D1 and D2 limit the voltage at node 5 to no more than one diode drop above the power supply or below ground.

Figure 3 shows the voltage waveform at node 2. The voltage starts at about 450 volts and decays to 5 volts in about 300 microseconds. A gaze at the LMC660 specification sheet indicates that the maximum input voltage is 0.7 voltsabovethepowersupplyvoltage. Since the LMC660 is restricted to 16 volts DC, clearly450 volts is above the maximum. We will use power supplies of 5 volts DC. The rest of the circuitry has to limit the voltage at node 5 to no greater than 5.7 volts.

The essential protection devices are the capacitors. Once a capacitor attains a specific voltage it contains an exact electric charge. From elementary physics, the charge q of a capacitor is related to its voltage by

$$q = c v$$

In our closed system of Figure 2, the total charge on the capacitors does not change, so the total charge is

 $(C1 \times 15000) + (C2 \times 5) + (C3 \times 5) =$ 4.3 x 10" coulomb

When the capacitors charge equalizes the resultant voltage is

$$V = 4.3 \times 10^{-6} / (C1+C2+C3)$$
  
= 39 volts

The actual resultant voltage is lower, modified by the discharge paths through R3 and R5. It is, however, greater than that allowed on the inputs of the op-amps that will be used. Diodes D1 and D2 wereadded to shunt theovervoltage to power and ground, respectively, with the urrent through them limited by R4. Figure 4 shows the voltage at the op-amp input with the diodes in place. As you can see, the op-amp will be saved. A similar result could have been obtained if C3 were larger. A value of around 6 µF will keep the voltage at node 5 to about 5.6 volts. I'll stick with the diodes: large electrolytic capacitors have less than ideal transient characteristics.

Figure 5 shows the input circuit modified to design against a 600-V 1.2 x 50- $\mu$ s pulse discharge. The PSpice input file is shown in Listing 4.

Where do these 600-V  $1.2 \times 50$ -µs pulsedischargetransientscomefrom? They are induced into the input wires when the input wires are bundled together with wires carrying large inductive loads. For example, if you run the thermistor wires from the circuit board to the thermistor in the same



Figure 5-The protection circuit is modified to protect against a 600-V 1.2 x 50-µs pulse.

Circu	+	Cellar	r Tnk	innut	aircuit	* * *	Conduc	ted a	uscentibil	ity 🕷	ë si
CILC	1	0	.0250	TC=600	)		Conduc	cea b	asception		
Č2	3	Ũ	.010	IC=5							
с3	5	0	.10	IC=5							
C4	6	0	.0020	IC=0							
R1	1	6	250								
R 2	2	3	10								
R 3	3	4	10K								
R4	3	5	10K								
R5	5	0	1T								
Rб	б	2	5								
R7	2	0	3 K								
D1	5	4	D1N400	01							
D2	0	5	D1N400	01							
VCC	4	0	DC 5								
.TRA	AN	2.50	500U	UIC							
.PRC	)BE										
. MOE	EL	D1N400	)1 D(RS	S = .04 (	CJO=55PF	IS=1.3	38E-09	N=1.7	VJ=.34V	TT=5U	
M=.	.38	BV=751	√)								
.END	)										

listing 4-The corresponding PSpice model is also modified for the extra protection.



ader Service #119



wire bundle that carries power wiring to a motor, whenever the motor turns on and off it may induce pulse transients of this type onto the thermistor leads.

Another source is **near**proximity lightning strikes. On lines inside a building the pulses rarely **exceed** 600 volts. On lines that run outside a building, use the FCC specification for **tele**phone lines: 2,000 volts. Yes 2,000. These are the transients your mother warned you about!

Figure 6 shows the input voltage wave form at node 2 due to a positive 600-volt pulse. As you can see, the voltage raises to 350 volts in about 1 microsecond and decays to 200 volts in 50 microseconds. Plainly, 350 volts is also above the LMC660 input **specifica**tion.Therestofthecircuitry has to also limit this pulse to no more than 5.7 volts.

Figure 7 displays the voltage at the input to the op-amp with the diodes in place. As for the static discharge case, the op-amp input voltage is properly reduced.

How else can we protect the circuit? C3 could be made larger and the diodes

deleted. At 600 volts, 4  $\mu$ F will keep the voltage at node 5 to 5.8 volts. If the input transient were increased to 2,000 volts, 14  $\mu$ F would be needed to keep node 5 to 5.8 volts. But 14  $\mu$ F and 10,000 ohms would limit the input frequency to about 1 Hz. For a temperature input this may be acceptable frequencyperformance;justmakesure to evaluate all options fully. And remember, large electrolytic capacitors have less than ideal transient characteristics.

Of course, the real-world isn't all positive voltages. These same protection networks have been tested with negative transients and been found to be equally effective.



Figure 6—The voltage at node 2 due to a positive 600-V pulse raises to 350 volts in about 1 microsecond.



Figure 7-The voltage at the input to the op-amp is. like the static discharge case. within circuit tolerances.

### SENSOR BRIDGE

Linear sensors are the easiest to apply. But, as depicted in Figure 1, a thermistor is anything but linear. To help linearize the thermistor output signal, a full-bridge circuit willbeused. Stripped to its essentials, the bridge circuit is shown in Figure 8. R1, R2, and R3 are fixed resistors that we will choose. RTH is the thermistor. The output of the bridge will be VFIX-VIN. The bridge output voltage will be multiplied by an appropriate gain, using an op-amp in a differential amplifier topology, to scale the op-amp output voltage into the full range of zero to five volts. This will give the

greatest resolution using an eight-bit A/Dconverter referenced to five volts.

For the greatest linearity, R2 and R3 should equal the thermistor's resistance at the midpoint temperature. R1 should equal the thermistor resistance at the temperature where we want VFIX-VIN to equal zero.

For the low-resolution temperature range of 0–115°F, the midpoint temperature is (115 - 10) / 2 + 10, or 62.5°F. For the highresolution temperature range of 55-85°F, the midpoint temperature is ((85 -55)/2 + 55, or 70°F. We only want to use one thermistor. We don't want to have the trouble of correlating the accuracy of two separate thermistors, or the cost of manufacturing two individual input circuits. This creates a problem: which midpoint do we use?

The most critical application is the high-resolution temperature range. To optimize the circuit's performance we shall pick the midpoint temperature to be 70°F. Therefore, R2 and R3 should be 11894 ohms. The closest 1% resistor value is **11.8k. R1** will be different

for each resolution range. To pick the proper values for R1, the following MiniTK formulas are used:

> VIN = 5 x (RTH / (RTH + R2)) VFIX = 5 x (R1/(R1 + R3)) GAIN = 5 / (VFIX - VIN) VOUT = (VFIX - VIN) x GAIN

Where to start? We already know that R2 and R3 should be 11.8k. Next we have to find R1. To make the math easier to understand, we will pick a positive slope with increasing temperature. This means that VFIX-VIN will be zero at a low temperature.

First, look at the low-resolution temperature range. Taking into account the tolerances of the parts, pick

### SPICE

SPICE (Simulation Program with Integrated Circuit Emphasis) was developed at the University of California, Berkeley, to be a general-purpose circuit simulation program for nonlinear DC, nonlinear transient (voltage vs. time), and linear AC analysis. Circuits simulated may contain resistors, capacitors, inductors, mutual inductors, independent voltage and current sources, four types of **dependent** sources, transmission lines, and the four most common semiconductor devices: diodes, **BJTs, JFETs**, and MOSFETs.

Features include:

- \*Simulating electronic circuits
- \*Flexibility to change designs and test new ideas
- \*Checks and reports the tolerance of component parts
- •May check circuit ideas before building a breadboard
- •Can try out ideal operation by using ideal components to isolate limiting effects in a design
- •Can simulate test measurements that are
  - \*Difficult (due to electrical interference)
  - \*Inconvenient (special test equipment is unavailable)
  - \*Unwise (the test circuit would destroy itself)

the lowest temperature to be -5°F instead of 10°F. The value of the thermistor at -5°F is 103.030 ohms: the closest 1% value is 102k. Under these conditions, VOUT is -0.0067 volts; reasonably close to zero. Next, let's pick a high temperature about the same number of degrees above 115°F that -5°F is below 10°F. For fun, I picked 131°F. In MiniTK, make RTH equal to the thermistor resistance at 131 "F, or 29870hms. The gain required for the differential amplifier to produce a five-volt output is 1.43836. Using a BASIC program that I wrote (GAINRAT. BAS), the two closest 1% resistors for that ratio are 1.30 and 1.87 ohms. This gives a gain ra tio of 1.43846, or the correct ratio within 0.007%. The output voltage at 131°F will be 4.9937 volts-very close to five volts.

We will be using the student edition of PSpice. The student edition is limited to ten transistors and about 20circuit nodes. A package containing the student edition of PSpice, the current PSpice manual, and the book 'A Guide to Circuit Simulation and Analysis Using PSpice' is available for \$70 from

> MicroSim Corp. 20 Fairbanks Irvine. CA 92718

The program is also available on the **Circuit** Cellar BBS and many other bulletin board systems.

### MiniTK

MiniTK is a subset of the popular TK Solver Plus analysis program. TK accepts **equa**tions or mathematical models in their natural form and generates their **solu**tions regardless of the selection of known variables, the order of equations. or the location of unknowns on the left or right side of the equal sign. MiniTK is available for \$20 from

Universal Technical Systems, Inc. 1220 Rock St. Rockford. IL 61101

(Editor's Note: Please note that these programs are not included on the Software On Disk for this issue.1

Similarly, the resistor values for the high-resolution range can be found. We'll concentrate on the boundary temperatures of 45°F and 95°F. At 45°F, the thermistor resistance is 22,859 ohms. We will pick R1 to be 22.6k, the closest 1% value. At 95°F, where RTH is 6531, the required gain is 3.2975. Using GAINRAT. BAS, the gain resistorsfor the high-resolutioncircuit will be 1.37 and 4.53 ohms. These values give a gain of 3.3065, an error of 0.275%.

### **OP-AMP CIRCUIT**

The circuit is shown in Figure 9. The bridge consists of resistors R2, RTH, R6, and R7. Xl, an LMC660 opamp, matches the impedance of the input stage to the differential **ampli**fier X2. The resistors R6 and R7 are



# Home Automation from Heath, the catalog that has it all...

Enter the world of Home Automation. Remote lighting and appliance controls. Security alarms and lighting. Automated thermostats. Video monitoring systems. Whole-house security systems. They're all yours in the Heath Home Automation Catalog. To receive your FREE copy, call today toll-free.

1-800-44-HEATH



Reader Service #146



one-tenthof **the** predicted values. This isallowablesince theratioof **the resis**tors is the critical factor and not their absolute values. The lower values of R6 and R7 allow R4, R5, R8, and R9 to have reasonable impedance values (<500k) without unduly loading the R6/R7 network. In the final design, the amplifier X2 and its associated resistors R4–R9 will be duplicated using the values in parentheses. Both differential amplifiers are fed from the output of X1 at node 5. The PSpice input file is presented in Listing 5.

If we concatenate Listing 2 and Listing 5 it will be possible to determine the circuit's output as the temperature is swept from 0 to  $120^{\circ}$ F. If a .PRINT v(7) is inserted into the input file, then, after PSpice is run, the swept parameter as well as the associated output voltage will be listed in the PSpice output file. Listing 2 sweeps the thermistor model through temperature. The output file, in this case, will contain the temperature in degrees Fahrenheit and the value of the voltage at node 7.

After removing the nonessential information from the output file with a word processor, the information contained in the output file can be read into a spreadsheet for further processing. For example, the output voltage can be divided by the voltage per bit (5 V / 256 = 0.0195 V) of an 8-bit analog-to-digital converter to determine the bit value generated at each temperature. Using the resistor values for the low-resolution circuit, Figure 10 is the result. Figure 11 shows the results for the high-resolution circuit.

The output looks a lot more linear than the thermistor function shown in Figure 1. But how shall we have the microcomputer interpret the output? Two ways spring to mind: table lookup and line-segment equations.

For a table look-up, the A/D bit value is used as an address index. Stored in the table are the scaled engineering unit values that correspond to the A/D bit values. Table look-ups are fast, but a table uses a lot of memory. Tables of these types can use from 256 to 768 bytes of memory per variable depending on the precision required. Memory use of this magnitude may



Figure 8-A full-bridge circuit is used to help linearize the thermistor output signal.

not be critical in desktop PC programming, but can be crucial in masked microcomputers with limited resources. Many masked microcomputers only have 4,096 bytes of program memory. Two or three variable tables can use up to one-half of the available memory leaving little space for the application program.

Line segment equations solve an equation of the form Y = mX + B. The input is the A/D bit value and the output is the variable in scaled engineering units. The slopes and intercepts for many line segments that approximate the input function are determined. All that is stored are the slopes, intercepts, and the bit values over which each set of values is valid. This method is computationally intensive and fairly slow. However, it only uses a few bytes per segment.

The data that was placed into the spreadsheet for Figures 10 and 11 can be used to determine the slopes, intercepts, and endpoints needed for these line segments. Most spreadsheets have a linear regression facility in their advanced feature section that will determine the slope, intercept, and percentage of fit to a straight line. The approximate endpoints for the line segments canbe determined byobservation. Look again at Figure 10, the output of the low-resolution circuit. The curve is slightly "S" shaped. The points at which the curve changes direction are the endpoints of each line segment. My eye places these reversals at 20 and 100 degrees.

My spreadsheet gives the results shown in Table 1. These line-segment equations are only approximations of the curve of Figure 10. Next, we have to determine the errors in perceived temperature to see how close to the truth we are. In our spreadsheet we can define cells to solve the Y = mX + mXB equations using the slopes and intercepts in Table 1 and the bit values from Figure 10. The answers will be what the microcomputer perceives as the temperature for each bit value. What would be more interesting for us would be to subtract the computed temperature values at each bit value from the actual temperature at each bit value. Figure 12 shows the results of these machinations.

What does Figure 12 tell us? If every part of our circuit has perfect tolerance then themicrocomputer will perceive the temperature **as** 1.4" higher **than** actual at 0". It will believe that the temperature is -0.6" lower than actual at  $40^{\circ}$ , and 0.25" higher at 110".

We can improve on this by increasing the number of line segments. Pick the new endpoints where the slope reversals exist in Figure 12. Table 2 can be prepared using the regression analysis of the spreadsheet.



Figure 9-The high- and low-resolution circuits differ only by a few component values.



Listing **5**—The PSpice model for the op-amp circuit is a bit more complicated than for the protection circuits.

Using the same techniques, Figure 13 was prepared for the high-resolutioncircuit.Theresultsareshownin Table 3.

To achieve proper circuit performance, the correct tolerance for the bridge and gain setting resistors must be determined. PSpice can calculate the sensitivity, or change in value, of any node voltage due to component value variations. A sensitivity analysis calculates the component sensitivities at the DC bias point; it will not work for components that determine frequency response of a circuit.

The output node of Figure 9 is node 7. To determine the sensitivity of node 7, the statement sens v (7) is placed into Listing 5. The output file will contain the results shown in Table 4.

### WHAT DOES IT MEAN?

The first column of Table 4 contains each component's reference

# **Real Time Devices**

"Accessing the Analog World"

Quality U.S.-manufactured PC Bus cards and software for single user, OEM, or embedded applications.



# ADA2100 - \$395

- 4 Diff./8 S.E. 12-bit 20 µs A/D inputs
- 12µs or 6µs AID optional
  Programmable gains of 1, 2, 4, 8, & 16
- Three 8-MHz timer/counters
- . Two 12-bit D/A outputs
- 16 digital I/O lines
- Dedicated GND adjacent to each analog signal
- Supports twisted-pair or ribbon cable
  BASIC, Pascal, C, & Forth source code!

#### NEW PRODUCTS

AD3100 8 Diff./8 S.E. 12-bit 5 µs A/D inputs; 200 kHz thruput; advanced A/D architecture, FIFO-based memory; pacer clock; external trigger; DMA transfer: three 8 MHz T/Cs; 16 digital I/O lines; excellent for signal processing & instrumentation \$589 VF900 2 Diff. inputs; 20-bit V/F type A/D; variable resolution & conversion speed; 16bit @ 16 Hz; superb stability; self-calibration; excellent for chromatography ..... \$410 FG400 dual 12-bit 2048-point FIFO-based function generator with output summation; up to 5 MHz data rate; external trigger; programmable output filter; repetitive or single cycle operation ..... \$585

#### POPULAR PRODUCTS

AD1000 8 S.E. 12-bit 20 µs A/D inputs; 12 or 8 µs A/D optional; three 8-MHz T/Cs; 24 digital I/O lines. \$275 ADA1100 AD1000 with 2-channel D/A and resistor-configurable gain ..... \$365 ADA2000 8 Diff./16S.E.12-bit 20 µs A/D inputs; 12 or 8 ps A/D optional; two 12-bit D/A outputs; prog. gains of 1, 2, 4, 8, & 16; three 8-MHzT/Cs; 40 digital I/O lines . . . \$489 AD500 8 S.E. inputs; 12-bit integrating A/D; prog. gains of 1, 10, & 100 \$259 ADA100 Single-channel AD500 with differential input and I-bit D/A output .... \$219 DA600/DA700 Fast-settling 2/4/6/8 -channel \$1921359 12-bit D/A; double buffered DG24/48/72/96 TTL/CMOS digital I/O cards with up to 96 lines; 8255-based; Optional buffers and pull-up resistors \$1101256 TC24 Five 5-MHz timer/counters; uses powerful AM95 13A chip; 24 digital I/O lines from TTL/CMOS-compatible PPI chip . . . \$218 ATLANTIS Data acquisition software; rates to 25 kHz: backgrond/foreground operation; pull-down windows ... \$150 PEGASUS Data analysis software; FFT; linear regression; graphical integration; hypertext help; mouse support ..... \$250

### Custom/OEM designs on request!



designator. The second column holds the component's value. The third column is the calculated "gain" of each component. For resistors, it describes the node voltage change for each oneohm change. For other components, it describes the node voltage change for each unit change of the component's value. The final column shows the node voltage change for each percent change of the component's value.

Examining the last column of Table 4 will answer a very difficult question: If we wish to keep the output of the amplifier to within one leastsignificant-bit error for an eight-bit analog-to-digital converter, what minimum tolerances are needed for each of the parts? The answers are R1, 1,095%; R2, 1.1%; R3, 330,000,000%; R4, 4%; R5, 4%; R6, 2.84%; R7, 2.94%; R8, 0.74%; R9, 0.74%; and finally the thermistor, 1.1%. Unfortunately the thermistor is only economically available in 5% tolerance. The output change due to just the tolerance of the thermistor will be 4.5 bits. Except for R8 and R9, the rest of the gain-setting resistors can be standard 1% parts. Resistors with tolerances better than 1% are difficult to find and purchase. R8 and R9 will be implemented with 1% resistors. They can cause errors of up to 1.35 bits.

One of PSpice's greatest values is its ability to perform Monte Carlo analysis. A Monte Carlo analysis varies the value of specified components through a statistical analysis. Essentially, for each run through the analysis, a new random number between -1 and +1 is generated based on a bellshaped distribution for each part with a tolerance specified in the circuit listing. The random number ismultiplied by the part toleranceand finally by the part's value. Each part that has an assigned tolerance gets a unique random number in each run. The result is then used in a PSpice DC, AC, or transient analysis. If many runs are made, say 200 or so, then the change of voltage at any circuit node due to component tolerances over a production run can be determined.

In Listing 5, each resistor has a model called out which defines its individual tolerance. In the Monte



**Table** I-Results from spreadsheet analysis give line-segment approximations to the output of the low-resolution circuit.

Carlo section of the listing, the models are defined. A Monte Carlo analysis of 200 runs is called out, with V(7) being the node of interest. A Monte Carlo analysis can only be carried out during an active analysis mode run such as DC, AC, or transient analysis. If we want to define the circuit components without sweeping any of the values, a dummy change variable has to be used. V100 and R100 perform that function. They arc not part of our signal conditioning circuit, but they can be swept in a DC analysis to satisfy the requirement of an active analysis mode.

A lot of data will begenerated and a lot of time will be used in a Monte Carlo analysis. The data will be **writ**-

ten to an output file. Again, we can clip out the data of interest and place it into a spreadsheet for analysis. Figure 14 is the result of 200 Monte Carlo runs with RTH held to 77°F, 10,000 ohms±5%. It shows a statistical distribution of the output voltageat node 7. At 50 on the X-axis, you have an equal probability that theoutputvoltage will be above or below 3.11 volts. At 100, the probability is that the output voltage will be entirely above 2.98 volts. At 75, theprobability is that 25% of the units will have an output voltage below 3.075 and 75% of the units will have an output above 3.075. When the graph's data ischanged into engineering units, the output will vary from +2.5° to -3" about 77°F.





Table 2-Spreadsheet regression analysis can be used to analyze the errors.

Just for fun I checked circuit performance with different tolerances for the parts. If we were able to get 0.1% tolerance parts for the bridge and gainsetting resistors, the worst case performance at 77°F would be +1.98° to -2.55". If we were able to get 0.01% tolerance parts for the bridge and gainsetting resistors, the worst case performance at 77°F would be +0.91° to -1.17". Finally, if we were able to get 0.1% tolerance parts for the bridge and gain-setting resistors and a 1% tolerance thermistor, the worst case performance at  $77^{\circ}$ F would be +0.26° to -0.85".

Each Monte Carlo case of 200 runs takes about 10 minutes on my true blue IBM PC and the next step burns up hours and hours of CPU time. For



Table 3-The results are analyzed with a spreadsheet for the high-resolution circuit.

BLOWOUT SUPER SPECIALS
Mini-Controllers Mastervoice ONLY \$9 LIST \$12.99 X-10 Powerhouse or Stanley Autor diff. Voice control and more. Call for info
Module Madnessi
only 864 modules reserved atthis special pricing so order news ONLY \$89 LIMIT 5, MIX & MATCH LIST \$12.99
GE Homeminder ONLY \$109 We balleve we have the tast units available in the universet Originally sold for almost \$6001 Schedule your home using graphic iscons on your TVL Remote phone
Interface, memo pad, security mode, message system, password protection, more. Complete with lamp module, appliance module. Infrared remote control, and cables. Umited quantities and going fast, so order now!
Stanley Wireless Motion Detector X-10 Compatible Indoor/ outdoor operation. Works with X-10's RC5000 Base Transceiver. LOWEST PRICE EVERI WITH BASE
LIST \$39.99 LIMIT 24 LIST \$64.99 LIMIT 12 X-10 Universal Modules Momentary or continuous dry OALL V 64.09
contact output and/or audible UNLY \$18 <sup>20</sup> signal, Control sprinkler systems, LIST \$24.99 garage door openers, drapery motors, LIMIT 16 door strikes, etc. TW523 Two-Way
Segment of your own interface is great for development of your own PC-based or standatore X-10 home
control projects. Purchase of this module includes permission to transmit patented X-10 code format. Complete with comprehensive X-10 technical data. Useful Home Automation Plans
HCC-PLN1 Add local dimming (from the switch itself) to X-10 Dimmer Switchi Capability exists for Levitors specs. Cirt two parts and add jumper. Complete plans \$6. <u>HCC-PLN2</u> Control your HI-Fi's volume with X-10 dim/ bright buttons! Complete plans \$6. HCC-PLN3. Cethic Interviews constants witching and
Channels. For informational purposes only. Plans S9. <u>HCC-PLN4</u> Modify X-10 modules for momentary on or off, Modify mini-controllers for momentary on or off control: just add a jumper wire! Complete plans \$6. <u>HCC-PLANS</u> Get all four plans for only \$21!
One For All Remote Replaces 13 remotes! TV, cable, VCR, HI-FI, satellife converter, more! X-10 Compatible when used with infrared command center.
ONLY \$87 LIST \$129 Infrared Command Center \$29.95
Sundowner Controller
Photocell turns up to 4 lights on at dusk, and off at dawn. Also functions as a mini-controller. GUARANTEED LOWEST PRICESI Call for details.
ORDER REQUIREMENTS \$100 minimum per order. No minimum quantities. We accept Mastercard, Visa, check, or money order. Limited time specials. HOME CONTROL CONCEPTS
ORDER HOTLINE (ORDERS ONLY) 1-800-828-8537
1-61 9-693-8887

**HOME** AUTOMATION



Figure **14**—Two hundred Monte Carlo runs show a statistical distribution of the output voltage at node 7 of the circuit.

the Monte Carlo analysis to work properly we need to explicitly set the thermistor's resistance value for each temperature. For the low-resolution circuit, let's make a **PSpice** input file for every 5°F, or 23 files. For the highresolution circuit, we will make an input file for every 2°F, another 23 files. Next, create a batch file that repeatedly calls **PSpice**, feeding in the input files one at a time. It will take about eight hours for all the computing to be completed. It gives you enough time to finish reading the latest issue of CIRCUIT CELLAR INK.

Now we have 46 files of data taking up about two megabytes of room. We need to extract the relevant data from the output files and get it into a



Figures 15 &16—Statistical data for the low- and high-resolution circuits show the nominal output error (center). the worst-case performance (top and bottom). and the 80th percentile results (second from top and second from bottom).

spreadsheet for further analysis. When the data is in the spreadsheet, we will throw away 97.5% of it to produce our next graphs. We will only keep five lines of data: the center line, which is thenominalcase; theoutsidetwolines of data that represent the worst case performance; and the two lines that are twenty lines away from the worst case data. These last two lines represent the 80th percentile data. Graphs of this data are shown in Figures 15 and 16.

The center line defines the performance of the two circuits if all parts have their nominal values. The next two lines define the circuit's performance for 80% of the circuits built in a large production run. The outside lines

RIRMENT	<b>FLEMENT</b>		NORMALIZED
NAME	VALUE	SENSTRINI SENSTRIVITV	NORMALIZED CENCIPIUTTY
11212-023	VALUE		(VOLTS / DEPOENT)
R1	1.000E+01	-1 784F-04	-1 784F-05
R2	1 180F+04	1 5138-04	1 7868-02
R3	1.000E+04	-5902E-13	-5 902E-11
R4	1.300E+05	-3.763E-06	-4 892E-03
R 5	1.870E+05	2 616F-06	4.8928-03
R6	1.180E+00	-5.808E-04	-6.854E-03
R7	1.020E+04	6.510E-05	6.640E-03
R8	1.300E+05	-2.020E-05	-2.626E-02
R9	1.870E+05	1.416E-05	2.647E-02
RTH	1.000E+04	-1.784E-04	-1.784E-02
X1.RIN	1.000E+12	-5.088E-25	-5.088E-15
X1.RG	1.000E+05	-3.301E-10	-3.301E-07
X1.ROUT	5.090E+01	-3.763E-11	-1.915E-11
X2.RIN	1.000E+12	1.171E-23	1.171E-13
X2.RG	1.000E+05	7.618E-10	7.618E-07
X2.ROUT	5.090E+01	-6.379E-11	-3.247E-11
V1	5.000E+00	6.248E-01	3.124E-02
1 SERIES RE	SISTANCE		
RS	1.600E+01	6.220E-20	9.952E-21
1 INTRINSIC	PARAMETERS		J. JOED 21
IS	1.000E-13	-2.217E+04	-2.217E-11
Ν	1.000E+00	0.000E+00	0.000E+00
)9 SERIES RES	ISTANCE		
RS RS	1 6005+01	-5 3108-20	-8 497E $-21$
2 INTRINSIC	PARAMETERS	J.JIVE ZU	0.49/6 21
IS	1 000F - 13	2 217E+04	2 2175-11
10	T.00000 TO	C . C I / L / V 4	

Table 4-The DC sensitivities for the circuit are computed by PSpice.

define the circuit performance for 100% of the circuits built.

### A TREMENDOUS ADVANTAGE

Wow, what a lot of work! As you stagger away from the computer console, after your first solo design effort, you must realize that you are not finished yet. All you have done is determine the theoretical performance of the circuit. Next, a prototype must be made. You have to check the performance to both normal and abnormal input conditions. After all, we made some very extreme simplifications in our op-amp models to make them fit into the student edition of **PSpice**.

But now you have a tremendous advantage: you know exactly how the circuit is supposed to work. If the circuit does not work as **PSpice** says it should there are three reasons why: the physical layout is incorrect, the circuit is interconnected wrong, or the parts are faulty.

I have designed a similar input circuit for **a microcontroller** using these techniques. The software was coded usinglinesegmentsasdeveloped here. All of the units worked as specified and there **havebeen** no circuit changes throughout production.

Mark Nurczyk is a Registered Professional Engineer with 19 years experience in analog and digital design. He works for a large OEM designing microcomputer- and analog-based machine controls.

IRS

4 13 Very Useful 4 14 Moderately Useful 415 Not Useful



M. Scott Martin, Tim McDonough, & Curtis Franklin, Jr.

# Oh Say, Can You C?

CIRCUIT CELLAR INK Evaluates Three C Compilers for the 805 1

n the beginning was the language, and the language was assembly. And the programs were dense and without structure. Sometimelater, Kernighan and Ritchie said "Let there bc C" and there was C. And the C programmers were divided from the assembly language programmers, and the C programmers were called "frustrated" and the assembly language programmers were called "exhausted." And the ANSI C committee was formed, and it looked about and saw what had beencreated, and called it Good, and cast it into stone. Then came Real-World Programming Problems, and they appeared in the form of a serpent; and the serpent tempted the programmers to chuck it all and get MBAs instead...

OK, so maybe it didn't happen exactly that way, but the struggle to find a more productive programming language than assembly can certainly tempt programmers to take some fairly drastic actions. In the last few years, thelanguageofchoiceforalmostevcry programming task has been C, and C cross-compilers have appeared for processors ranging from the 68030 to the 8051. We decided to take a look at three of the compilers available for the 8051 family: Avocet, BSO/Tasking, and Franklin.

### GREAT EXPECTATIONS

It's difficult to know what to expect from any software development tool, but the difficulties are more pronounced when you're trying to develop software for an embedded system. C carries with it a particular set of difficulties, most of which have to do with the twin bugaboos of standards and portability.

The ANSI standard committee has developed a position on C that most software developers applaud as reasonable and practical. Unfortunately, the majority of software developers work on desktop or large-system applications, not embedded and control applications. The result is a stan-

# One key question: Is this package worth my time and money?

dard that leaves something to be desired as a basis for embedded applications development. In particular, workstation and mainframe programmers tend to deal with a limited I/O universe and need a great deal of power and flexibility in dealing with data structures. The ANSI standard supports these requirements. Embedded applications, though, generally have fairly simple **data** structure needs and an almost infinite variety of I/O. To meet the needs of the embedded system programmer, a compiler writer must deviate from the standard. The nature of the deviation is different in each compiler, reflecting the experience and prejudice of the chief compilerarchitect. Whetheryouagree with those deviations will, in large part, determine how you view the compiler.

Portability is a most seductive issue. The concept of writing code for one system and easily porting it to an almost unlimited number of other systems promises to save countless programming hours. Unfortunately, the differences between I/O complementsand disparities between microcontroller feature sets are simply too great to allow effortless porting.

### THE BIG ISSUES

There are two questions that loom large when any assembly language embedded application programmer thinks about a change to a high-level language: "Will the language let me do what I need?" and, "Will the program fit into available memory?" In the case of the C packages we looked at, the answer to the first question is almost certainly yes. The second question's answer will depend entirely on your system and your application. When you stop to thinkabout it, there's notmuch difference (in these respects) between C and assembly language.

If there's not such a huge difference, then why switch? There are several possible responses, including conforming to company standards, "modernizing" your tools, portability, and less software development time, but the answers all boil down to this: Ingeneral,productivityincrcascs when you use C, compared to when you useassemblylanguage. When **you** remember that your time is usually the most expensive component in any design, the arguments in favor of switching can look compelling.

We approached the packages as workingprogrammersand engineers,



# COMPILERS FOR THE 8051

and tried to answer one key question: Is this package worth my time and money? For details of our evaluation philosophy and procedures, see page 71. For the evaluations themselves, just keep reading...

# AVOCET AVCASE C

Principal evaluator— Tim McDonough

When independent consultants and engineers in small firms think about cross-compilers, Avocet is often the first name that comes to mind. This Maine-based company has been producing cross-assemblers, crosscompilers, and development tools for many years. We looked at a C development system consisting of AvCase C1.216, AvCase 8051 Assembler 1.215, AvCase Simulator/Debugger 1.06, AvCase 8051 Make 1.206, and AvMake. Tests were run on an 10-MHz XT clone with 28-ms 40-megabyte hard disk. Code was tested using Cottage Resources Corporation's Control-R I, Control-R II, and Datalog-R I 8031 single-board computers. All three boards use an 11.0592-MHz crystal in the clock circuit.

The simulator was of marginal value in these tests since it requires a minimum of 550K of memory and my development machine is an XT-type system. I run a pretty sparse system and have about 560K available for applications. The READ, ME files indicate that a version is under development that is overlaid to provide more room for the code you're debugging.

Within the AvCase environment, a Norton Guides database makes popuphelpavailable.SinceNortonGuides is a TSR, it eats up precious RAM that the simulator would like to have. Altogether, the AvCase environment looks to have been designed with the assumption that the user will have an 80386 with several megabytes of memory at his disposal. The trend is certainly in that direction, but I hate to see companies abandoning users of older machines.

An 8086 native mode compiler is provided to test algorithms with a C compiler that is as close as possible to the 8051 cross-compiler. Nice touch. I don't know how close it really is but since it makes . asm files and then links them, you can make some tiny executables for MSDOS machines.

The compiler has options to generate special code for in-circuit emulators (such as those from Nohau) to break after the breakpoint set by the user instead of before. The code generated with this option puts a NOP before each instruction that would in-

You should be able to shoehorn a C program into even the most limited system.

crease code size, but would seem to make debugging easier if you had the space to spare in your ROMs. I didn't have the equipment to test this feature but the fact that they supported it seemed good.

A variety of memory models are supported that use internal RAM only, external RAM, internal and external stack locations, and shared address space Code and Data memory. The flexibility of the various models is important given the variety of configurations hardwaredesigners thrust upon programmers. Additional flexibility is provided through conditional assembly and'the production of fully relocatable code.

**One** of the advantages of any highlevel language is that data structures are more easily implemented than in assembly language. While most embedded applications don't call for complex structures, AvCase C supports all of the standard C data structures, including bit fields, unions, and structs.

C is based on the concept of a small "kernel" and complex libraries that can be linked in as needed. AvCase

C offers good support in its libraries, providing 73 functions in the standard library. Two of the most common functions for fast and easy I/O arc printf () and scanf(); both are available in the AvCase C library. In addition to the standard I/O and integer math functions, a complete floating-point packageisprovided. As important as the library functions arc, they can become useless and frustratingunlessyouknowexactlywhatcode goes into each function used. In this case, Avocet has done thingscorrectly.

Source for the math routines and all libraryfunctionshasbeenprovided. Source language availability not only makes debugging much easier, it allows programmers to modify library functions to meet their peculiar needs. Most of Avocet's library routines are written in C, but a few have been written in assembly language, presumably to make them faster.

### CODE SIZE

If the smallest program you can generate takes up 400K, you have a compiler that's of little use in the 8051 world. Of course, the designers of cross-compilersknow this, and they've obviously worked hard to keep code size to a minimum. In the case of some of the more common library functions, the "size cost" is as follows:

<pre>printf()</pre>	4111 bytes
sqrt()	2243 bytes
atoi()	467 bytes
st rcpy()	107 bytes
strlen ()	66 bytes
cos O	2867 bytes

Obviously, if you link every possible library into your program, you're going to end up with a file that's considerably larger than it needs to be. If you're judicious in your library use, and careful in choosing link and compile options, you should be able to shoehorn a C program into even the most limited system.

Just for fun, I decided to write the smallest program possible. I came up with:

void main( void ) { }





Even with the best C code, there are some situations where you simply must drop down into assembly language for performance, precision, or size reasons. AvCase C does not provide for in-line assembly language, but it does allow assembly language functions to be linked in, called, or added through assembly language macros.

### DOCUMENTATION

Documentation was provided in three separate manuals. The editor, Make, Assembler, and Linker manuals were very good. The manual on the compiler itself has a nice tutorial section to get the developer up and running quickly, but a lot of information such as "Where are STDIN and **STDOUT?**" has to be gleaned from the source code. Some of the source code I examined could have been commented a bit more thoroughly, too. It

would be nice to have a discussion of the various header files and more information on 8051 specifics of the compiler.

The overall quality of the Avocet documentation was very good. I didn't think that the C compiler documentation was quite as thorough as that for the utilities, but it was adequate and supplemented by a copy of "The C Programming Language" by Kernighan and Ritchie in an updated version that reflects the ANSI standard.

I didn't need to call on Avocet Technical Support during my evaluation, but telephone support is available at no charge. Avocet also has a reasonable update policy.

### . .. AND OVERALL

Serial I/O can be a moderately complicated affair on the 8031. Using the 8051.h and stdio.h files I was able to get the code in Listing 1 compiled, burned, and running on a Control-R I single-board computer in under five minutes. The code size produced (3781 bytes) seems very reasonable and overall performance is very good.

I was particularly pleased with the small memory model of the compiler. This model uses only internal RAM for stack and variables (128 bytes in an 8031). Serial communications and general bit manipulations f ports 1 and 3 were easily **accomplished** even on a bare bones 8031 circuit consisting of the CPU, address latch, 8K EPROM, and a MAX232. I had always operated under the assumption that it was "assembly only" for such a minimal system and was glad to learn that in some cases I was wrong. The larger memory models performed well also and provided the developer with a fairly broad choice of supported hardware configurations.

Avocet 8052 C Compiler, Version 1 .3-\$995 includes compilers, assembler, linker, utilities







C Compilers and AvCASESimulator—\$1895 purchase includes unlimited support by telephone. fax.in-house BBS, and UUCP Avocet Systems, Inc. 120 Union Street P.O. Box 490 Rockport, ME 04856 (BOO) 448-8500

## FRANKLIN C COMPILER5 1

Principal Evaluator— M. Scott Martin

I tested C Compiler 52 using a Dell 310 (80386 ISA computer) and a Micromint RTC stack consisting of an RTC31, RTC-SIR, and RTC-IO. The RTC31 contains RTCMON and 32K RAM. I was able to assemble the manual materials and get the software installed in approximately one hour. The system, as delivered, took up about 2 MB of hard disk space. Before I start answering the specific questions that arose during the evaluation, I'll describe what I tried to accomplish with the Franklin package.

### FROM THE OLD TO THE NEW

I've been using the Avocet assembler and simulator for approximately three years. As a result, I've developed a number of libraries for developing applications for the 8031. Some of the first testing I did was to determine what would be required to adapt these libraries to be callable from a Franklin C program.

The Franklin linker will not accept Avocet-generated . ob j files, but I was able to modify the original assembly language files so the Franklin linker would work. Thechangesmade were primarily related to syntax differences regarding include files, assembler directives, variable declarations, and removal of "PROC . END-PROC"-type constructions. Once these changes were made, I could reassemble the source files using the Franklin assembler and link them as well. The routines which require parameters to be passed from the caller must be further modified to accommodate the Franklin C-t-assembly interface. There is no in-line assembly support in the Franklin C compiler.

Parameter passing to a callable assembly routine requires that "local" storage (which is not truly local) be established in each routine for the parameters to be passed into. For example, consider a function named sir mess-out which writes a nullterminated string out to the RTC-SIR serial port. My original routine expects DPTR to be pointing to the desired, null-terminated string upon entry. If the string is named *S1*, the C calling sequence sir mess out (&S1); will work only if the a&mbly routine ismodified to contain three bytes of local storage to receive the pointer from the caller. (Franklin uses three bytes for pointers: one byte to identify the type of memory in which the data resides [i.e., idata, xdata, code, etc.], and the remaining two contain the physical address.) The data area for this routine must be defined as follows (in the assembly source file):

MICON-196KC CONTROLLER - HARDWARE & SOFTWARE DEVELOPMENT KIT "THE COMPLETE DIGITAL CONTROL SOLUTION" TM

**MICONA** CORPORATION is offering for the first time in one package everything necessary to implement a COMPLETE DIGITAL CONTROL SOLUTION at a very affordable price.

The MICON-196KC will be appreciated by hardware and software engineers and till provide students with an inexpensive way to gain familiarity and expertize in the world of microcontrollers.

MICON-196KC Controller is ideally suited for education either at public institutions or for private study.

High-performance real-time control, with such applications as high-speed closed-loop motion control, midrange digital signal processing and intelligent data acquisition, etc, can be achieved with the MICON-196KC Digital Controller.

The MICONA's Complete Digital Control Solution comprises of 2 kits:

1. The Hardware-Core Dlgltal Controller Kit contains:

- 3.5" by 3.5" CPU Module featuring the INTEL 80C196KC 16 bit embedded controller operating at 16 MHz, with eight ADC channels with sample and hold at a 9.8 microseconds rate, three(3)



pulse-width-modulated outputs (DAC), one DMA channel, six high-speed outputs for pulse and waveform generation, four high-speed capture Inputs with 1-microsecond resolution, one full-duplex RS-232 serial port, and five 8-bit 1/0 ports. - 3.5" by 3" MEMORY Module with 64 K memory space configurable as RAM, EPROM, or a combination of both.

• PROTO Module, and two(2) BUS Modules.

2. The Software Development Kit contains:

- a PC based Universal Assembler Including 80C196 Machine Language, a powerful Software Development tool - SYSMON -

and.

• a User's Guide with HARDWARE SCHEMATICS and APPLICATION DEMO PROGRAMS.

MICON-196KC - THE COMPLETE DIGITAL SOLUTION sells for: \$345.00

Power & communication hardware kit COM-2000 consisting of a compact power supply and cables sells for: \$95.00

Assembly language tutorials: ALT-80C196 sells for: \$65.00

Quantity & Student discount starts at: 10%

MICONA Corp. MICON Division 1885 Surveyor Ave. Simi Valley, Ca 93063

TEL:(818) 348-4992 FAX:(818) 348-0960

## COMPILERS FOR THE 8051

SIRDATA SEGMENT DATA PUBLIC ?sir\_mess out?BYTE RSEG SIRDATA ?sir mess out?BYTE: MESS PTR: DS 3

Oncetheroutine sir\_mess\_out is called, DPTR may be loaded by manipulating the parameter area where the caller has loaded the parameters as follows:

- ?sir\_mess\_out?BYTE+0 indicates the type of pointer
- ?sir mess out?BYTE+1contains thehigh-order byte of the address
- ?sir\_mess out?BYTE+2 contains the low-order byte of the address

Having to modify each of my library routines this way would require a significant amount of effort, and code size will suffer somewhat from both the requirement of a separate parameter space for each called function and the coding necessary to manipulate the parameters within the routine. Franklin provides the source code forgetchar () andputchar () functions from their library and I did not attempt to modify these routines to support SIR communications, but their documentation suggests that these routines be used for that purpose. According to their documentation, modifying the getchar () and put char () routines will redirect all I/O such as from printf () to the new destination, but I didn't try it. Source code for other library functions is not available.

### DOCUMENTATION

There is quite a bit of documentation in the manual, but not enough for me. The package appears to possess **many** powerful features whicharenot documented clearly, so I have been unable to exploit them. For example, I was not able to get the Franklin monitor to work-1 had to fall back on RTCMON. Fortunately, I can properly ORG code using linker switches to work with RTCMON, but it would have been more convenient to work with the monitor contained in the package. Another example of a problem is that the current manual doesn't come with an index, but I'm told the new one will.

I had a number of conversations with Randy at Franklin Technical Support regarding their products, and I have no complaints with the tech support as it has always been courteous and capable. The down side is that the technical support doesn't come cheap-Franklin charges \$20 per hour for telephone time with their technicians.

### LIBRARIES

As with all C compilers, the Franklin compiler's libraries are crucial to its utility. There are both positive and negative aspects to the package that Franklin presents. First the positive.

The standard library supplied with C Compiler 51 is complete, with





67functionsincluding those most commonlyused. The only functions 1 noted as absent were malloc/f ree types. As far as I can tell, there are no dynamic memory alloca tion functions in the Franklin libraries.

If your applications deal with either integer or floating-point math, the Franklinlibraries will support you. If, on the other hand, you need to modify one of the library routineseven if you simply need to know what's happening inside a function for timing or debugging purposesyou're out of luck. The only source code provided is for getchar() and putchar(): Both functions were written in C. Franklin's documentation provides examples showing how to initialize timers and other I/O to make getchar() and putchar() work with your system.

### CODE SIZE

The Franklin compiler provides three levels of optimization. Since I didn't have access to library code to test the effectiveness of the optimization, I simply left the switch set to highest level of optimization for all evaluations. The code size cost for some commonly used functions was:

printf ()	1020 bytes
atoi ()	286 bytes
strcpy()	156 bytes
strlen ()	97 bytes
rand ()	72 bytes
cos ()	1597 bytes
log()	1456 bytes
sqrt()	1043 bytes
	-

I feel that the code size is reasonable for all the functions shown. The functions are probably a little longer than they would be if I had handcoded them in assembly language, but, then again, I didn't have to spend the time to code them.

### DEBUGGING

I was easily able to get the simulator and debugger up and running. After doing that, I found that there are a couple of things that I don't like about the simulator. First on the list of problems is the fact that, once you have loaded a program you wish to debug, no source code is shown in the code window. To view source code, you must disassemble your program, which can be done at the command line of the simulator/debugger as u <address>. When you do this, you get C source lines identified by line number only and the resultant assembler mnemonics. Setting breakpoints, watchpoints, and other debugging traps would be far easier if the C source were displayed along with the resultant assembly instructions when the code is unassembled.

It excites me to think that **Icould** develop a program on the PC and simply post the working code.

The listings produced by the compiler and linker provide quite detailed information. The . lst output from the compiler shows which lines of C go with which line numbers: If you have a fresh hard copy of your program, identifying positions for breakpointsis not a problem.The . M5 1 output from the linker resolves all addresses and provides symbol names, sizes, classes, and so on.

The debugger can create rather complex procedures to associate with watchpoints, providing great flexibility of action when a watch condition becomes true. An example might be listing the value of a variable on the screen every time a variable is read, written, or both. The second item on my list is that this is an area where the manual falls short since the commands, their uses, and effects are not thoroughly explained. It took quite a bit of exploring and experimenting to start to understand the full power of these features. Please understand, I like the concept of flexible procedures in debugging, but I don't feel that the user should have to stumble around before finding their proper uses.

A built-in editor comes with the debugger for creating and maintaining the procedures. By saving the procedures to disk after using them, you can gradually create a powerful library of custom debugging features. This is especially useful in long debugging cycles, when you can create complexdebug features, find bugs, go back to the editor/compiler for another pass, and quickly reinstall all of the previously created debug features for the next round.

## INTERFACING TO WORK

Any change to a major new tool will require alterations in your work style. One of the changes the Franklin compilercaused inmyroutinehit hard because it touched on one of the most personal of all engineering/programming tools-my editor.

I use the Quick C editor for creating source code; I've used it for years. I like its interface to the mouse, and I've grown accustomed to its idiosyncrasies. With the Avocet assembler, I can edit a program then shell out to MAKE it using the assembler. If there are errors, fixing them is a quick and simple procedure. When I tried this with the Franklin package, I ran out of memory. Furthermore, the error message I got from the compiler was confusing-it took me quite a while to figureouttheproblem. The error reads: Fatal Error Allocating Memory... I thought there was some problem with the 8051 code I'd written. I made a number of changes in my program, altering the allocations of code and data between internal and external RAM, to no avail. I finally discovered that my editing cycle was to blame. To be fair, the manual states that there could be a problem since larger programs can take up to 512K in which to compile. I should have read the manual, but they should have made it easier to read. There should certainly be a way to distinguish between errors in a compiled file and errors with the compiler's operation!

### Includes AT-compatible computer and Borland C++



# Create custom-designed software and build a high-paying career with NRI's new training in PC Software Engineering Using C

With businesses spending close to \$80 billion a year on computer software, the demand is skyrocketing for trained professionals with the power to create custom-designed software applications. Now, with NRI's new training in PC Software Engineering Using C, you get the hands-on experience you need to succeed in this top-growth field. Now you can become one of today's highly creative software developers and cash in on the money-making opportunities of this multibillion dollar industry.

#### learn to do it all

NRI training lets you master the in-demand skills used to develop today's software applications. It's training that includes a powerful IBM PC/AT-compatible computer, programming software, and hands-on experience in C, today's hottest computer language. And it's the only training that prepares you to take on the realworld challenges of software engineering-at home and at your own pace.

With NRI training in PC Software Engineering Using C, you get every basic skill you need to engineer software that meets today's business and personal needs.

## Your training includes an AT-compatible

**computer plus advanced training in C** Your NRI training gives you hands-on experience with a powerful AT-compatible computer system, including 2400 baud internal modem, 30 meg hard drive, VGA color monitor, and advanced programming software – including Borland C+ + -all yours to keep.

Right from the start you get the basics you need to grasp important programming funda-

Only NRI gives you an AT-compatible computer with modem, VGA color monitor, 30 meg hard drive, and Borland's C++.

mentals. Then you move quickly ahead to discover the power of programming in C. As you learn to write tight, fast C code, you'11 uncover the unique features that make the C language a key tool for building your software applications. And, with the Borland C+ + software included in your course, you can take your skills even further to explore this powerful compiler's many features including overlapping windows, graphics, and all the other tools you need to build complete, reliable C+ + programs.

By the time you complete your course, you'll know how to create a variety of business and personal applications including spreadsheets, databases, and text editors. Soon you're ready to write fast, functional programs that give you the competitive edge to advance on the job or get started in a money-making business of your own.

#### learn software engineering from start to finish

NRI training in PC Software Engineering gives you a complete

hands-on understanding of the total process used to develop professional software applications. From analysis to design and implementation. you're in command as you master the basic building



blocks for success as a software engineer. In the process, you'll discover a whole new world of career possibilities: networking, artificial intelligence, object-oriented programming, and more!

Your career in software engineering begins with your FREE catalog from NRI NRI training is your blueprint for success in the exciting field of software engineering. Send for your free catalog and see how NRI gives you the experience and the know-how, the computer, and the programming software you need to advance on the job or build a high-paying new career. If the coupon is missing, write to NRI Schools, McGraw-Hi11 Continuing Education Center, 4401 Connecticut Avenue, NW, Washington, DC 20008.

AT is a registered trademark of IBM Corp. All Borland products are trademarks or registered trademarks of Borland International, Inc.





My approach to evaluating the Franklin C compiler was to try i t while working on a current project. I didn't try to write fancy benchmarks. I did take an assembly language program and port it to C. My barcode reader softwareinitially took 11 days to write in assembly language. I ported it to the Franklin C compiler in two days. The resulting program, which included liberal use of sprint f (), is comparable in size to the original assembly language version, and has much more debugging information going to the terminal. From this standpoint, I'm quite impressed. I simply wouldn't have believed that the final code could be so close to the final size before I tried it myself. Since the original algorithms were written (and debugged) in C on a PC, porting the code was amazingly simple. Since I have powerful C language debugging tools on the PC, it excites me to think that I could develop and debug the non-hardware-dependent portions of a program on the PC and simply port the working code.

If I were to buy the Franklin compiler, I would need some time to get used to the idea that I can't optimize the library code. For example, I wouldn't need the generality of a sprintf () in a shipping version of the code I produced, and I would prefer to trim it to the functions needed by the application. Without the source code, optimizing is impossible.

Franklin 8051 C Compiler, Version 2.51– \$995 includes compiler, assembler, linker, and utilities Compiler and Franklin Simulator Debugger-\$1495

purchase includes 90 days (from invoice date) free tech support Franklin Software 888 Saratoga Ave, **#2** San Jose, CA 95129 (408)296-805 1

# BSO/TASKING C

Principal evaluator— Curtis Franklin, Jr.

I had a couple of advantages over the other evaluators in this process. The first was that I could draw on the experience of the **CIRCUIT CELLAR INK** engineering staff. The second was that I got to see the other two evaluations before finishing my own.

I received BSO's Tasking C 8051 Compiler v. 1.0.3, 8051 cross-assembler v. 2.2, and utilities v. 4.3 for evaluation. The C compiler and assembler produce code compatible with BSO's XRAY51 symbolic debugger. As we specifically requested C compilers for this evaluation, we did not receive XRAY51.

The Tasking compiler has the "look and feel" of a high-quality, professional product.

## IN GENERAL

The first thing I noticed about the Tasking C compiler was the copy protection. BSO includes a Sentinel Pro parallel dongle from Rainbow Technologies with every package. If thesoftwaredoesn't find thedongleat compile (or assemble or even installation) time, it generates a Fatal Error and stops. Now, I have heard the arguments for copy protecting professional software. I understand the concerns of the software vendors, and I still think that copy protection is a bad idea. I feel so strongly about this issue that I will not buy copy protected business software. You may have different feelings about this subject.

Excuse me while I rant. I tried to install the BSO utilities on my Zenith Z-286. According to the documentation supplied with the software, the Z-286 has been tested and found to work with the hardware key. Obviously, they didn't test it with my Z-286. For nearly half an hour I was treated to a cascading progression of messages telling me that the hardware key isn't talking to the installation program. I'm told that the error is number 2 (my, isn't that a helpful bit of information), and that the installation is aborting due to my pitifully obvious attempt at software perfidy. BAH!

I gave the package to Engineering Staff member Ed Nisley, so that he could install it on his True-Blue IBM PC/AT. No go. Now, it's true that Ed has used his system for a number of hardware and software projects, but any modifications he has made to his system are within the range that any working system designer is likely to have made.

We finally tried to install the compiler on a Micromint OEM-286 AT compatible made up of a number of odd Taiwanese, Canadian, and U.S. parts. Lo, and behold, it installed and worked. Unfortunately, real-world deadlines and a computer owner who had to get work done for his day job meant that we couldn't provide the same library size numbers we have for the other compilers. That's too bad, because it means that BSO's mistrust of its customers didn't let us tell you about a package that otherwise looks absolutely top-drawer.

It's a genuine shame that I'm so angry about the parallel dongle right now, because the Tasking compiler does several things well. One of the more important is the way that Tasking handles assembly language routines. Likebothof theothercompilers, Tasking allows assembly language functions to be called or linked. In addition, the Tasking compiler uses the ANSI standard to good effect.

BSO wisely says that the Tasking compiler is "based on" the ANSI standard. By this, they mean that they've read the standard and used it where it made sense: They haven't been straitjacketed by the standard. One of the more interesting features of ANSI C is the pragma. Pragmas are loosely defined as sections of implementationspecific code. The Tasking compiler uses pragmas for several purposes,



# COMPILERS FOR THE 8051

among them the inclusion of in-line assembler. Ilike the feature, especially for including short assembler routines that speed specific functions.

### THE LIBRARY

The all-important library is another area where BSO offers a product with a great deal of potential. Among the 80 different functions provided, there are enough memory and I/O options to ease a programmer's life considerably. In addition, when you buy the BSO/Tasking package, you get complete source code to all library functions. There are simply too many potential system variables and too many situations where timing is critical to let someone else make all of the library code decisions for you.

First, there are standard dynamic memory allocation functions like malloc(),calloc(), and free (). The standard library includes functions to deal with a number of different memory types (xdat, idat, RAM, etc.). All told, the programmer can deal with almost any memory configuration the system designer has thrown at him, and use either static or dynamic memory models for various tasks. So far, so good.

When you need to do standard, low-hassle data I/O, you'd like to be able to call on the basic functions C libraries provide: scanf() and printf (). Unfortunately, in many libraries these functions mean that a large chunk of someone else's code is added to your program. The Tasking library provides the functions, but adds a nice touch-a choice of size. Both functions come in three versions. where size varies according to flexibility of allowed I/O. In short, if you need the maximum data flexibility, they'rebettingthatyou'llbewillingto live with a larger amount of "built-in overhead." It's a good bet, and one that will make both of these functions of considerable use to programmers. An important side effect is that you can use these standard functions in

more situations, increasing the portability of your code. I wish that I could tell you about the space savings available, but I've complained about the copy protection enough...

### FEELINGS

The Tasking compiler has the "look and feel" of a high-quality, professional product. The documentation is reasonably good, with an index for each manual. The assembler has been around longer than the C compiler, and it shows in the refinement of the documentation. The index for the assembler is more comprehensive, and the assembler manual presents information a bit more comprehensively.

While I'm talking about the documentation, I have a minor bone to pick with most software houses: It seems to me that, if a customer is paying anywhere from several hundred to several thousand dollars for a software package, the software vendor



could pay someone a few bucks an hour to put the manual together. I mean, really-we don't send uncut sheets, a razor blade, and two staples to our readers and call it a magazine. If you're paying big dollars for software, shouldn't you get a ready-toread manual?

Asidefromtheminorpointsabout the documentation, the only beef I have with this compiler is the copy protection. If you can live with that, then I have no trouble suggesting that you try this compiler.

#### BSO/Tasking 8051 C Compiler (PC), Version 1.1-\$1495

includes compiler, assembler, linker. library source

purchase includes one year free technical supportvia "800" number, and all upgrades and updates BSO

411 Waverly Oaks Road Waltham, MA 02154-8414 (800) 458-8276

### WHAT'S IT ALL ABOUT?

Even if we wanted to tell you which compiler to run out and buy (and we don't want to do that), there isn't really a standout here. Each compiler has strengths and foibles, and each has idiosyncrasies that will suit it or not to your work habits. The most significant differences involve libraries and copy protection-only Franklin doesn't give you library code, and only BSO is copy protected. The more important point is one of similarity.

None of these compilers are quite mature. Each is in a first or second version, and there are clear signs that thecompiler designers arestill searching for the right approach to the special embedded application market. Many of these issues, which all boil down to having a thorough knowledge of your customer, were sorted out several years ago in the desktop application market. In another three years, I expect to see dramatic improvements in all of these packages.

If you can't wait three years to buy a C compiler, what should you do? The most important piece of advice I can give is to ask questions. Ask colleagues or professional contacts whether they are using any of the available C compilers, and what they think about the one they use. Take advantage of BBSs or on-line information systems to ask the same questions of a wider range of professionals. When you contact a compiler vendor, ask specific questions about the features that are important to you.

There are compelling reasons for many programmers to switch to C. The reasons to make sure you choose the right C are equally compelling. 💠

Scott Martin is the president of Integrated Vessel Inc. Tim McDonough is thepresident of Cottage Resources Inc. Curtis Franklin, Jr. is Editor-in-Chief of Circuit Cellar INK.

### IRS **•**

4 16 Very Useful 417 Moderately Useful 418 Not Useful



## Ed Nisley

# **High-Level Languages for Microcontrollers**

Don't Believe the Hype

**he** main justifications for High-Level Languages are that you can produce more lines of code, more **bug**freelines,moremaintainablelinesthan you can in assembler during a given number of days. Having used quite a few different HLLs and assemblerson a wide variety of processors, I entirely agree.

An HLL takes care of the grisly details: where are the variables, how to manipulate things bigger than ALU registers, how to manage subroutine parameters and local variables, and so forth. Because humansdo those things so poorly (no matter how carefully they work), any decent HLL compiler frees up desperately needed brainpower.

An HLL doesn't help by concealing details: it hurts by suppressing information you need to do the best possible job.

You trade off control over the details to focus on the Big Picture. You assume the compiler is doing a good job on its part and devote your attention to the Rest Of The Story. When this synergism works well, your project will reap those HLL benefits.

But here is a simple HLL quiz: what is the difference between these two 8051 C statements:

#### The C code: int Variable1; int Variable2; int Variable3; near int Variable4; near int Variable5; near int Variable6; main0 { Variable1 = Variable2 + Variable3; Variable4 = Variable5 + Variable6; 3 The generated code: ;demo.c51: 13: Variable1 = Variable2 + Variable3; 0003 90 0004 mov dptr, # Variable3 0006 EOmovx a,@dptr 0007 FAmov r2,a 0008 A3 inc dptr 0009 EOmovx a,@dptr 000A FB mov r3, a OOOB 90 0002 mov dptr, # Variable2 OOOE EOmovx a,@dptr 000F FCmov r4,a 0010 A3 inc dptr 0011 EOmovx a, @dptr 0012 FDmov r5, a 0013 ED mov a, r5 0014 2Badd a,r3 0015 FDmov r5.a 0016 ECmov a,r4 3Aaddc a,r2 0017 0018 FCmov r4,a 90 0000 mov dptr,#\_Variable1 0019 001C ECmov a, r4 001D FOmovx @dptr,a 001E EDmov a, r5 001F A3 inc dptr 0020 FO movx @dptr, a ;demo.c51: 14: Variable4 = Variable5 + Variable6; 0021 ES 03" mov a, Variable5+1 0023 25 05" add a, Variable6+1 ES 03" unc. 25 05" add a, Variable. 75 01" mov Variable4+1,a Variable5 0025 F5 01" mov 0027 E5 02" mov a, Variable5 0029 35 04" addc a,Variable6 0028 F5 00" mov Variable4, a

Variable1 = Variable2 t Variable3; Variable4 = Variable5 + Variable6;

Hint: one statement occupies 29 bytes and takes 36 cycles, the other requires 12 bytes and 6 cycles. Which

is which?

Microcontroller systems (notably the 8051 family and other tiny micros) impose severe constraints on program size, data allocation, and run-time performance.Often theprogrammust fit into 32K and respond to "real-time

# **COMPILERS FOR THE 8051**



Based on the TRW THC10681 hybrid flash converter, its high signalto-noise ratio yields excellentaccuracy at the Nyquist limit.

- 4 KB of cache SRAM or to host as converted at DMA speed
- I/O or DMA data transfer
- 10 MHz full-power bandwidth
- 3.92 mV resolution
- Factory callibrated
- 16 jumper selectable base addresses
- External clock and trigger inputs TTL compatible
- Software source code included

PRICE: \$**495**00

Requires PC compatible 1/2 length 8-bit expansion slot. DOS 2.11 or greater. EGA, VGA or Hercules display needed for graphic representation of data.



Reader Service #192

events" measured in a few microseconds. You cannot afford to trade off code space for execution speed and you must pay attention to the location of every variable in that precious internal CPU RAM.

The difference between the those statements is that one uses External Data Space and other uses Internal Data Space. because C hides the details of variable manipulation from you, you cannot tell which statement is which. I contend that you really ought not lose sight of a two-times increase in code size and a six-times increase in execution time quite that easily!

Good microcontroller code requires detailed knowledge of the whole project: hardware, software, and firmware.

There are ways around the problems, which I have used on several projects. Microsoft's "Hungarian notation" helps to identify the variables:

nsVar1= sVar2 + \*npsVar3

indicates which variable are "near" and "far"although the space and time implications may not be obvious at first glance. And most current C dialects support keywords that give you control over memory allocation; if you are particularly lucky, you may actually be able to use the standard library routines in a mixed-memory-model project.

I contend this wraps up the worst of both worlds in one ungainly package: the memory allocation headaches of assembler with none of its precision and a less readable, more fragile HLL programburdened with internal compiler details. Even though combining HLL and assembler routines in one program (a.k.a., "tweaking the hot spots") sounds inviting, approach with caution! HLLs make many assumptions about how memory is used; you must contort the assembly code into that mold. You'll spend a lot of time jockeying the Hatfields and McCoys into the same EPROM.

If your project is blessed with ample CPU resources or it is so trivial that any CPU is adequate, there is no justification for assembly language. Pick a good HLL, implement the best algorithms you can find, and have at it. You'll get good results and never miss the details.

However, when you set out to develop nontrivial code with tight timing requirements for a microcontroller with cramped address spaces and an idiosyncratic instruction set, I strongly suggest you gnaw the assembly language bullet from the start. If you do it right, the overall design can be just as clean and the code just as readable and maintainable as an equivalent HLL program. And those tight timing requirements won't be such a big deal because you'll polish them off first rather than patching them later.

Writing good microcontroller code requires detailed knowledge of the whole project: hardware, software, firmware, design requirements, whatever. If you don't keep everything in mind all the time you will screw it up. An HLL doesn't help by concealing details: it hurts by suppressing information you need to do the best possible job. Assembler doesn't help by giving you full control: it **burdens** you with more details.

Pick the right tool for the job and don't believe the hype. 💠

440 Very Useful 441 Moderately Useful 442 Not Useful

IRS

### How We Evaluate

It has taken **CIRCUIT CELLAR** INK three years to start doing product **evaluations**. We didn't want to look at products until our readers told us they wanted them. Now that we will evaluate products, we want to make sure that they are as useful as possible to you. Here's what we plan to do:

### THE PRODUCTS

We are interested in the products that engineers, system designers, and programmers use to develop computer applications. That means no spreadsheets and no page-layout programs. We will, over time, split our attention between hardware and software tools, and between hardware and software development. We'll also keep our attention focused on the products that you **needtoknowabout—theremaybesome great** CAD packages for IBM **3090s**, but If you're in the market for one of them, you certainly don't need our help., ,

#### THE PEOPLE

There now are people who earn a fair portion of their living reviewing products for magazines. Theywon't be writing any of the evaluations for CIRCUIT CELLAR INK. Our evaluators are working professionals who have agreed to look at a product they don't normally use so that they can help you understand its advantages and disadvantages. Their writing style may not be as polished as that of someone who spends **60** hours a week writing PC software reviews, but you'll get a point of view that is relevant to your working world.

### THE EVALUATIONS

We want our evaluations to be more than just feature lists. We ask each evaluator to tell us how the product fit into their working routines. Then, the editors don't try to come up with a magic number or Editor's Favorite award. You read the evaluation, you make up your mind.

Wewon'tgenerallyuse benchmarks to generate numbers. We may try to run a standard situation through each evaluated product, but we don't think that there's much point In pulling Dhrystone numbers out of **805**1 packages,

THE FUTURE

As we said, we want these evalu-

ations to be useful to you. You can help us by doing at least one of three things:

1. Tell us which products you want to know about.

We have **certain** ideas based on letters, **conversations**, and BBS messages, but we want to know **which** products have you confused.

2. Tell us how. you want the products evaluated.

Are short, **concise** evaluations what you need? Long-term reports of workplace compatibility? Lots of color pictures? No evaluations at all? Let us know how to make these evaluations work for you. 3. Join the Evaluation Staff

If you're a working professional and you'd like to write an evaluation for **Circuit** CELLAR INK, send us a letter telling us what you do, which product(s) you'd like to evaluate, and why your views would be valuable to the rest of the readers, Send your letters to:

> Circuit Cellar INK Product Evaluation Staff 4 Park Street Vernon, CT 06066



Ken Davidson

# Using High-Level Languages on Embedded Controllers

In Some Cases, It Ain't That Bad

# I've recently had what's been called a "religious experience" while using a high-level language on a small micro

**S**o what do you think? Are high-level languages suited for program development on embedded controllers? Before I say what I think, let me give you some background so you know where I'm coming from.

I've been programming for about 14 years now, with most of my experience being with assembly language. I've also done a good amount of work in BASIC, Pascal, and Modula-2, and have done at least some programming in a lot of languages, on more processors than I can recall.

Ialso design hardware. My favorite type of programming is to write code that is, as Ed so **aptly** put it in his very first "Firmware Furnace" column in **issue #1** Of CIRCUIT CELLAR INK, "lean and mean" and "built to run



The 805 1 Microcontroller: Architecture, **Programming** and Applications . by Kenneth Ayala

This new text shows you how to program the 8051 microcontroller. Many examples and sample programs are included to help you master the unique instruction set of the 8051. Also included is a disk which contains an assembler and simulator that runs on IBM PCs and compatibles. This disk assembles and allows you to test your programs without having to purchase any additional 8051 hardware. The disk was developed by David Akey of PseudoCorp. You can purchase the text, with disk included, for only \$49.00 + local tax, shipping, and handling.

To order, call or write: West Publishing Company • Attn: COP Department • P.O. 64833 3773 Hwy. 149 • Eagan, MN 55123 1-800-328-9352 • Visa and Mastercard accepted right down on the bare metal."

By now you must be thinking, "He can't possibly favor using a highlevel language to develop code for an embedded controller. What's the deal here?" Well, I've recently had what's been called a "religious experience" while using a high-level language on a small micro, and I think that, in certain cases, it is well justified.

## HIS EYES ARE OPENED

I was recently given the task to develop a set of test procedures to check out the design of the RTC-V25 (see "From the Bench" in issue #17 of CIRCUIT CELLAR INK). Jeff had done somerudimentaryassemblylanguage routines to check out the hardware during design, but they needed some help to be able to work together as part of a unified test program.

I started doing the necessary revisionsand upgrades whenaboxlanded on my desk with a copy of LOCATE and TDREM from Paradigm Systems. (I was right: a steep learning curve), I couldn't believe how quickly the development went. One of the biggest advantages HLLs have over assembly language programming (unless you have a good library in place which, in this case, I didn't) is they make doing a usable user interface much easier. In a matter of hours, I had most of the test program written. For example, the code for dealing with the EEPROM took less than an afternoon to write and debug, while it would have taken several days doing it with assembly language (and since I've already dealt with the same EEPROM from assembly language with the RTC180, I know of what I speak).

Using Turbo C and Turbo Debug-

ger in remote mode, I can write my C source, invoke a MAKE file to compile the source, link it to an executable, and convert it to an Intel hex file (with LOCATE). Then I run Debugger, the code is automatically transferred to the RTC-V25's memory, and I'm presented with a full-screen display of my source code and the assembly code generated by the compiler. I can elect to single step through the C source or through the assembly equivalent, and can even back up through steps that have already been executed. I can select any variable in the C code to watch or inspect, and can look at any memory location or processor register in the system. I can even tell the debugger to start the code running, and stop it any time with a simple press of Ctrl-Break.

WHAT DOES IT ALL MEAN?

OK. Enough preaching. Obviously, the same debugging scenario I outlined above could be used by someone using assembly language rather than a compiled language, so ease of debugging is just icing on the cake. Besides, you get much of the same functionality from an ICE, but at a higher cost.

We all know the traditional advantages of HLLs over assembly language, and I think I've touched on most already. What about the traditional disadvantages of using a HLL on an embedded controller (i.e., memory and speed)?

The RTC-V25 is a different animal from a small controller like the RTC31. The 8031 was designed for low-cost dedicated applications. It supports just 64K of code and 64K of data (assuming they haven't been combined into a single 64K space). When memory is important, you avoid a highlevel language. The V25, on the other hand, supports up to one megabyte of memory (384K on the RTC-V25), so memory becomes much less of an issue.

What about speed? Inmanycases, such as my user interface example, we don't care much about speed, so the HLL becomes very attractive. Any part of the code where speed is important can be recoded in assembly language and linked in after everything else has been compiled.

I'm not saying **HLLs** are for everyone and every embedded controller. Far from it. What I am saying, though, is that in cases such as the RTC-V25, they are a viable and **desir**ablealternative. **The V25 is well suited** to a compiled language and there is a vast sea of development software on the market that is **compatible** with it. There are numerous **languages** from which to choose and libraries such as multitasking executives that make code development easier abound. While smaller (and cheaper) processors have some high-level tools available, their numbers are far smaller, so assembly language often is the only good alternative.

IRS I

419 Very Useful 420 Moderately Useful 421 Not Useful



# DEPARTMENTS



Firmware Furnace



From the Bench









# It's Just You and The CPU

Intel 80x86 Instruction Timings

he firmware equivalent of a tree falling over in the woods with nobody around is a program with no output. Executive credenza warmers aside, all computers produce output signals of one sort or another. Firmware in embedded systems also has timing restrictions, so it must deliver the right answer at exactly the right time.

In the limiting case there may be only a few instructions between output events. Benchmarking this type of performance leaves your programming skill nowhere to hide, because the results don't depend on algorithms, compiler optimizations, or other trickery. It's just you and the CPU, alone together...

In several earlier columns I described ways to measure your code's performance and tune for best results. Many examples ran on 8031 systems, simply because 8031 **CPUs** appear in many embedded systems. However, more complex systems are using **CPUs** from the Intel 80x86 series; while the box may not be a PC clone, the CPU executes the same old PC instructions.

If you are accustomed to the 8051 architecture, you're in for a shock when you write embedded controller code for an 80x86 CPU. (The converse is also true, but that is the topic for an-other column.) Apart from the instruction set differences, you can no longer measure time intervals by counting instruction cycles.

The Microsoft MASM reference manual includescycle times for all the

instructions, but sports the disclaimer "The clock counts are for best-case timings. Actual timings vary depending on wait states, alignment of the instruction, the status of the prefetch queue, and other factors." Does this sound like something you should know more about?

Thought so .. .

## THE SETUP

You are familiar with standard benchmarking. Typically, you run a subroutine many times to get a meaningful time interval, then divide the total elapsed time by the number of iterations to get the average execution time. This works well for application programs, because the average time is a meaningful number.

# FIRMWARE FURNACE

Ed Nisley

That technique doesn't work at all when you measure a very short instruction sequence, because the loop overhead is much larger than the test code. Worse, because instruction timings are influenced by the **surrounding code**, you may get dependable, repeatable, hard numbers that are also completely wrong. The only valid way to examine your code sequences is in the context of your own program.

Regardless of what your code actually does, output boils **down to an OUT instruction that** sends a byte or word to a device. The data may write a character on the screen, twitch a stepper motor, snap a relay, or start a counter, but as far as the CPU is concerned it's all the same opcode. There are actu-

ally three different OUT instructions, but nearly all programs use the OUT DX, AL form which I'll use in this column.

Because all desktop PC systems have a printer port, I'll define a "useful output" as toggling a printer port bit on and off. In your embedded hardware, you can use chip selects, write pulses, or whatever is critical to your application. Whatever the output, measuring instruction timing is thus a matter of connecting an oscilloscope to those signals to get a visible indication of what your code is up to.

Figure 1 shows the measurement setup. Although I used a Tektronix 2445 oscilloscope with on-screen timing readouts to get nice pictures for thiscolumn,youcertainlydonotneed



Figure 1 -The measurement setup includes a connection to the computer's 'REFRESH signal plus some control lines from the printer port.

that much firepower for your investigations. However, your scope must be able to distinguish time intervals to an accuracy of one clock cycle, which **is about 200 ns for an old 4.77-MHz PC** and 100 ns for **ATs**. I used a **10-MHz** Micromint **OEM286 because** the clock cycles work out to a nice, round, 100 ns each.

The software uses Microsoft C6.00 and MASM 5.10a, but should be portable to Turbo C and Turbo Assembler without too much effort if you favor those dialects. The code seeks out the highest-numbered printer port in your system, which seemed a reasonable default. The full source code won't fit here, but it is, as always, available on the Circuit Cellar BBS. [Editor's Note: Softwarefor this articleisavailableon the Circuit Cellar BBS and on Software on Disk #I 9. See page 107 fordownlmdingand ordering information.1

### THE BASICS

The Pulse1 subroutine in Listing 1 forms the basis of all theothercodefor thiscolumn. A C driver program handles the user interface (such as it is) and a C function written in assembly language starts the appropriate test routine. Both are fairly obvious and aren't relevant to this discussion.

Pulse1usesthreeOUT instructions: The first triggers the scope by raising bit0(a.k.a. TRIGGERBIT), while the second and third OUTS generate the actual output pulse on bit 1 (a.k.a.PULSEBIT).If you look

closely at your own code, you'll find a similar section that you can investigate the same way.

In most applications that require output pulses you must change only a single bit in the current output value. Pulselloadsabinaryzeroinregister AL, turns on TRIGGERBIT using a logical OR instruction and writes it out, then turns on PULSEBIT and writes that value out, and then clears both bits with a logical AND instruction and writes the (now zero) value. I could use three constant valuess, but that would simplify the situation too much.

The Punt macro' appearing after each OUT instruction is shown in Listing 2 (along with a number of other useful macros). The IBM PC/ATdocu-

Pulsel	PROC MOV	NEAR DX.PortAddr	;	set up output port
Restart:	MOV	AL, 0	;	start with zero bits
	OUT Punt	DX,AL	,	scope sync
	OR OUT Punt	AL,PULSEBIT DX,AL	;	output high
	AND OUT Punt	AL,NOT (TRIGGERBIT DX,AL	OR	PULSEBIT) ; outputs low
	WaitTim TestKey JZ	<b>er</b> LOOPDELAY Press Restart	;	enforce delay cancel?
Pulsel	MOV RET ENDP	AX,0	;	set return code

Listing 1—The fundamental timing loop. This routine creates two output pulses on a priniter port. The oscilloscope trace triggers on the first pulse to provide a stable view of the second.

Punt N I NextInst: I	MACRO LOCAL JMP ENDM	NextInst SHORT NextInst	
WaitTimer M I H	MACRO LOCAL PUSH PUSH	Delay <b>Retest,Restart</b> AX BX	; save bystanders
Restart: (	CLI GetTimer MOV SUB	TIMERO BX,AX <b>BX,Delay</b>	; no distractions ; set up timeout value
Retest: (	JA SetTimer CMP JB	Restart TIMERO BX,AX Retest	; get current time ; wait for timeout
I I I I	STI POP POP ENDM	BX AX	; restore bystanders
GetTimer I	MACRO MOV AND	TimerAddr AL, TimerAddr AL, O3h	; set up latch command
H	ROR	AL, 1	; align correctly
1 (	OUT	TimerAddr,AL	; latch count
- - -	Punc IN Punt	AL, TimerAddr	; get LSB of timer value
r F	MOV IN Punt	AH,AL AL,TimerAddr	; get MSB of timer value
2	XCHG ENDM	AH,AL	; MSB to AH, LSB to AL
SHIFTKEYS I	EQU	03h	; mask for shift key state
TestKeyPres I	ss MACRO TEST ENDM	ES:KeyCtrll,SHI	TKEYS

Listing 2—These useful macros are used in all the display routines. Punt flushes the instruction prefetch queue after each I/O operation. It is required on some AT-class machines, but may not be needed on others. Wait Timer pauses for a specified delay interval measured by Timer 0. Get Timer reads Timer 0 'on the fly' by latching the current count. Finally, TestKeyPress tests the BIOS keyboard shift state variable and returns the zero flag clear if either shift key is pressed. The ES register points to the BIOS data area.

mentation includes the warning that you must put a "null jump" between each pair of I/O instructions to allow the I/O devices time to recover. My experience is that many machines will work fine without this precaution, but others go nuts. If you are writing for a particular hardware configuration, spend some time testing this to see if the hardware really needs it.

The Wait Time r macro delays for about 1 millisecond (set by the LOOPDELAY constant) by reading Timer 0; this produces a reasonable scope refresh rate and introduces a slight randomizationbecause the 8254 and the CPU are driven by different crystals.TheGet Timermacrolatches the current count and reads the two bytes into AX. Remember that Timer 0 runs in Mode 3, so it decrements by two counts every 840 ns.

TestReyPress is a one-line macro that checks the BIOS keyboard data area to see if either shift key is pressed. This allows the loop to run until you press a shift key, but doesn't involve the overhead of DOS or BIOS functions. In many cases you need a positive way out of a loop, but can't afford lots of time for a full keyboard test. In this code, of course, that overhead wouldn't make muchdifference, but the trick is handy to know.

With all that in mind, Photo 1 showsPulse1 inaction.Thetoptrace is the pulse generated by the OUT instructions, and you can see at least three copies of the pulse: the brightest starts at 2.1 microseconds, but there are others at 2.9 and 3.1  $\mu$ s. All three are 1.9  $\mu$ s long, so what's going on?

### THE REFRESH THAT PAUSES

If you have any experience with this sort of thing, your instinct shouts "Gotcha! He didn't shut off the interrupts!" This indicates that your instinct can get you into a lot of trouble. The starting times vary by only a few hundred nanoseconds, which is too short for an interrupt.

True, interrupts are enabled and occasionally the pulse is stretched by a timer tick. On the scale of Photo 1, the BIOS timer interrupt handler produces a pulse about five yards long. If you do this experiment on your own system, you may be able to see a very dim trace scoot off to the right every now and again.

You are watching dynamic RAM refresh in action!

Everybody's desktop PC uses DRAM, except those old Dell 286 machines with static RAM to squeeze the last itsy from a no-wait-state design. Everyone knows that DRAM must be refreshed once in a while to keep it from forgetting its contents. Unless you're reminded occasionally, it's easy to forget that DRAM refresh occursevery15.1 microseconds.Right?

The middle trace in Photo 1 is the \*REFRESH signal from the I/O backplane. The pulses are not synchronized with the test loop, so the refresh cycles don't show up as single pulses. However, there are several refresh pulses corresponding to each pulse on the top trace.

The bottom trace shows the \*READY signal marking the completion of each bus I/O cycle. It is rather fuzzy because the bus cycles are perturbed by therefreshcycles; obviously theinstructiontimingsaren'tconstant.

If your embedded controller design calls for precise pulses, you cannot afford to forget refresh. In fact, one of the advantages of a static RAM design is that there aren't any refresh cycles around to confuse your timing. The Micromint RTC-V25 (and similar boards) use static RAM; this may be a compelling reason not to use a standard XT or AT system board in your project!

But if you're stuck with DRAM, what's one to do? Simple: turn off the refresh when you need a precise time interval.

Photo 2 displays the result. The output pulse on the top trace is very stable, and the refresh pulses are **con**-





Photo 1— Dynamic RAM refresh Is responsible for the 'ghosting' effects in the top and bottom traces.

Photo **2**— Elimination of the refresh signal results in rock-solid traces in both cases.

# A Message to Subscribers

Circuit Cellar INK, The Computer Applications Journal occasionally allows companies which have products or services of interest to our readers to conduct a mailing to our subscriber list.

If you do not wish to receive information from these companies, your name can be removed from the list which we supply to them.

To have your name removed from the outside mailing list, send a written request to:

Circuit Cellar INK Subscriber Service P. 0. Box 3050-C Southeastern, PA 19398

wor a vi quei head test stru encf you peat also only code text code dow send vice. acter step: start CPU same ally but 1 DX, umn have ful o bit c hard write your put, thus scop indic setur 2445 ing r thisc

Pulse3	PROC	NEAR	
	MOV	DX, PortAddr	; set up output port
Restart:	CL1 Refresh	Off	; eliminate distractions ; turn off refresh
	MOV OR OUT	<b>AL,0</b> AL,TRIGGERBIT DX,AL	; start with zero bits ; scope sync
	OR OUT Dunt	AL, PULSEBIT DX, AL	; output high
	AND OUT Punt	AL,NOT <b>(TRIGGEF</b> DX,AL	<b>RBIT</b> or PULSEBIT) ; outputs low
	Refresh STI	OnIFASTREF	; use fast refreshing
	WaitTime TestKey JZ	er LOOPDELAY Press Restart	<pre>; enforce delay ; cancel?</pre>
	<b>Refresh(</b> MOV RET	Dn TNORMREF AX.0	<pre>; restore normal refreshing ; set return code</pre>
Pulse3	ENDP		

listing J-Disabling refresh. This routine is similar to Listing 1, but turns off DRAM refresh during the critical pulse interval.

<b>TIMERO</b> TIMER1 TIMERCTL	equ Equ Equ	<b>40h</b> 41h 43h	<pre>; TOD interrupt timer ; RAM refresh timer ; control port</pre>
TREFRESH TFASTREF TNORMREF	equ equ equ	01010100B 10 18	<pre>; mode 2 LSB load only ; high-speed refresh ; normal refresh</pre>
; Disable RA	AM refre	sh	
RefreshOff	MACRO		
	MOV OUT Punt	AL, TREFRESH TIMERCTL, AL	; shut off refresh
	ENDM		
; Enable RA ; Write tim:	M refres ing valu	sh e to Timer 1	
RefreshOn	MACRO	Interval	
	MOV OUT Punt	AL, Interval TIMER1, AL	; set new interval
	ENDM		

listing I-DRAM refresh control macros. These macros disable and enable DRAM refreshing. Because refreshing should not be shut off for very long, the functions cannot be implemented as subroutines.

spicuous by their absence on the middle trace. The \*READY pulses are now synchronous with the output pulse because the instructions are not disturbed by refreshing.

Listing 3 is the test loop that generated Photo 2, while Listing 4 shows the macros that control DRAM refresh. The code steps up the refresh rate to about twice the normal rate to ensure that all DRAM locations are hit often enough to compensate for the missing pulses. You must disable interrupts while refresh is off, because

you cannot afford to allow anyone else to get control of the CPU and waste precious time on another function.

The typical DRAM refresh **spec** is "every location every four milliseconds" at the usual temperatures. Refresh cycles use only the low-order eight address bits, so 256 cycles every four milliseconds averages out to one refresh every 15 microseconds. However, as long **as** you refresh every location you can bunch the refreshes up any way you like.

Incidentally, tight loops like these will continue to work correctly even with refreshing completely disabled, as I discovered by a simple goof (pronounced "experiment"). A refresh cycle is basically just a DRAM read; the test loops are tight enough that all the instructions and data **areread** often enough to keep the DRAM locations valid. When the loop terminates and the CPU fetches an instruction from a location that hasn't been refreshed for a minute or so..

If you use an IBM **PS/2** machine (or, presumably, any other Micro Channel clone) this **code** will not work correctly because there is no Timer 1 controlling the refresh. After poring over the **PS/2** technical reference manuals for a while, I can't find any way to shut off DRAM refresh. While not a tragedy, it does point out one more little difference between the old AT systems and the newer **PS/2** models.

## UNCOUNTABLE CYCLES

With interrupts disabled and DRAM refreshing shut off, the output pulse is stable enough to measure instruction times. For an introduction to how tricky this is, compare **the pulse** widths in Photos 1 and 2. With refresh turned on the pulse is 1.9 microseconds long, with refresh off it is 2.1 microseconds. The CPU runs at 10 MHz, so the pulses are 19 and 21 cycles long, respectively.

Table 1 includes the cycle counts for some of the more useful instructions, but does not include wait states. According to the IBM ATTech Ref, the 8-bit I/O instructions used in these

<u>Instri</u> OUT OUT IN IN	uction DX,AL DX,AX AL,DX AX,DX	8088/Word 12 12 8/12 8/12 8/12	<u>80286</u> 3 3 5 5	<u>80386</u> 11 11 13 13	
MOV MOV OR AND ROL REP REP NOP	DX,imm AL,imm AL,imm AL,imm reg,CL MOVS STOS	4 4 4 8+4n 9+17r/25n 9+10r/14n 3	2 2 3 5+n 5+4n 4+3n 3	2 2 2 3 8+4n 5+5n 3	
loop Jmp Jmp Jmp	short short far reg	17 15 15 11	8+b 7+b 11+b 7+b	11+c 7+c 12+c 7+c	
CALL RETN CALL RETF INT	near far imm	23 20 36 34 71	7+b 11+b 13+b 15+b 23+b	7+c 10+c 17+c 18+c 37	
PUSH PUSH	reg segreg	15 14	3 3	2 2	

#### Notes:

When 8088 timings for byte and word operands differ, the word timing appears after the slash.

"n" indicates a count value

"b" is the number of bytes in the target instruction

"c" is the number of components in the target instruction

#### Table 1-

Intel 80x86 instruction cycle counts. These are adapted from the Intel manuals and the Microsoft Assembler Reference manual. They are "best case" timings for realmode execution and do not include wait states, prefetching delays, or other effects. Code timings in the article assume a 10-MHz 80286 CPU. test loops require six cycles. Fortunately, the five-cycle refresh operations specified in the manual don't affect our pulses.

Adding up the cycle times for all three instructions, the loops for Pulse1 and Pulse2 should take 18 cycles. Obviously, something is missing...

Photo 3 adds to the mystery. The code is identical to Pulse2 with a single NOP added between the second two OUT instructions. According to the table a NOP is three cycles long, which should add 300 nanoseconds to the pulse. In reality, the pulse is 22 cycles long, only 100 ns longer.

Photo 4 includes nine more NOPs, so the pulse should be 48 cycles long. Wonder of wonders, it is actually spot on.

Give up? What you are seeing now is the CPU's instruction prefetch queue in operation. The amount of time an instruction takes depends whether it must be fetched from memory or is already in the CPU's queue. In the latter case, an instruction can be executed in a single clock



Reader Service #161

Replacing that NOP with a Punt macro, which is a jump to the next sequential location, takesanadditional 13 cycles rather than the 9 you'd deduce from the table. The jump (and call and return) instruction flushes the prefetch queue, so the CPU must refetch the next instruction. That's why IBM specifies a *JMP* instead of a bunch of NOPS: it can't be prefetched out of existence. If you can guarantee about a dozen cycles between I/O instructions, you don't need a *JMP*.

### SNAKES AND LADDERS

What all this boils down to is that you cannot just count up the cycles and expect to get anything more than an estimate of the right answer. What I've found is that you must write the tightest code you can, then tweak it to get the result you want. The cycle counts are a good starting point, but this is truly programming as an experimental science.

One handy trick is to use the bit rotate instructions as a programmable Photo 3-The addition of a NOP instruct/on should addmore time to the sample program's execution than the 100 ns shown here.



delay generator. Table 1 shows that they have a five-cycle setup time, plus one cycle per shift. The 8088/8086 CPUs will happily rotate hundreds of bits, but the more recent versions stop after 31, on the assumption that you really didn't know what you were doing.

Inserting a single ROL BX, CL instruction into the test code produces a 24-cycle pulse when CL equals zero.

Each CL count adds a dependable 100 ns to the pulse width, with no worries about prefetching or other confusion.

When your code fetches a data value, you must ensure the data is in the right spot. For example, fetching a 16-bit value from an odd address requires three cycles more than fetching it from an even address. Many highlevel language compilers force variables to the right alignment, but you



Reader Service #142


may have to manually tweak C structures and Pascal records if you are doing something obscure.

Whatever you do, you must actually measure the resulting instruction times to make sure that something unforeseen hasn't occurred. And, of course, if your code will run on several different CPUs, you will need to hand-codedifferentsequencesforeach possibility.

### THE LAST PULSE

As Jeff puts it, "If you need **micro**second pulses, put in a real hardware timer and skip all that baloney!" He's right, of course. The best way to get a precision pulse is from a digital timer driven by a clock, perhaps triggered by an incoming event. The firmware **need only set the pulse duration, stand** back, and wait for the results. But if **your** hardware budget won't stand a timer, you might just be able to pull the fat out of the fire with a little tricky firmware. You never can tell...

The downloadable code for this column should get you started in your own investigations and includes several test cases I didn't have room for here. I'm interested in hearing from anyone running the code on an Intel '486 CPU; the effect of the instruction cache might optimize those null JMPs right out of existence.

Dial up the BBS and tell us how your machine ticks along.

Happy counting! 🌩

IRS -

Ed **Nisley** is a Registered Professional **Engi***neer* and a member of the Circuit Cellar INK engineetingstaffandenjoys *making gizmos do strange and wondrous things.* 

> 422 Very Useful 423 Moderately Useful

424 Not Useful



### FROM THE BENCH

# Multidrop A/D and D/A Network

Jeff **Bachiochi** 

Using your PC's Printer Port and Four-Conductor Phone Cable

t seems that any time we talk about data acquisition or control around here, it involves some form of microcontroller at the collection or control site to keep track of things. This month, I'm going to take a slightly different tack and use my desktop PC to do the controlling. I'm also going to go one step further and not open the box.

Instead, we'll use the printer port's eight output bits and four of the input bits to act as a simple interface to remote ADC and DAC satellite modules. The interface, which plugs onto the PC's printer port, provides power to same (something we could do in software), I used an extra 7406 gate to invert this line to eliminate confusion later.

The two DAC modules require two output bits each. A second 7406 is driven by the lower four bits of the parallel port's output register. Each module has four outputs.

An inexpensive wall transformer power supply (+12 VDC @ 500 mA) has plenty of "oomph" for the whole system. The satellite modules, which need 5 volts, will be powered from this 12 volts as well. This prevents a problem with loss through the cable, even at 1000 feet.

all modules and increases drive for all the clock and data lines. Umbilical cords made of standard four-wire telephone cable connect each module to the distribution interface. Each module will use two lines for communication and lines for two power. The ADC modules will use an "output clock" bit and an "input data" bit. The DAC modules require two output bits: clock and data. Individual modules con-



THE **PSEUDO-**SYNCHRONOUS SERIAL SERVER

To minimize the hardware, a serial protocol was chosen for this project. The standard UART protocol is inflexible in word length. An alternate approach to the silicon UART is done with software. A software UART requires processing power but is very flexible. The serial format I chose is a synchronous format which

tain all the power regulation, step-up, and inverters necessary for each device. Precision references are included.

Referring to Figure 1, the four most-significant bits of the printer port's data output port drive 7406 open-collector inverters. These bits will be used to clock the data out of each of the four ADC modules. A 1489 level shifter converts data read from each ADC module back into TTL signals connected to four bits of the parallel port's status input register. Pin 11 on the printer port's **connector**— Printer Busy-is inverted, unlike the other three status inputs I am using. To make all four status bits read the uses two lines. A clock line indicates legal data by the rising or falling of the clock signal, and a data line carries data between devices. With this method, there is no limit to data word length. See Figure 2 for the protocol of each of the devices used.

### CONVERTING MEASUREMENT INTO DATA

One of the most widely accepted A/D converters on the market today is the ADC083x series. This family of 8-bit serial converters starts with an 8-pin DIP single-chan-

Figure 1—The PC'sprinterport makes an unlikely interface to multiple serial devices.



nel unit and ends with 20-pin DIP eight-channel device. Because they are second sourced by a number of manufacturers, product life is assured.

The ADC0831 is perfect for this application. Small in size, differential input, single 5-V supply, and a serial data path make it easy to use as well as functional. The big brothers of the ADC083x family require setup data which complicates the proposed four-wire connection. As it is, the ADC0831 requires a clock input, chip select input, serial data output, reference input, plus power and ground.

The ADC0831 is a serial 8-bit analog-to-digital converter. The ADC0831's clock line is tristated (but pulled high by an external pull-up) in the idle mode. As the idle mode high clock line falls for the first time, the one-shot's \*Q output enables \*CS, which must go low 350 µs prior to the clock's rising edge. This is not a problem since the maximum clock rate is 400 kHz (2.5-µs period). The one-shot is retriggered by each clock cycle for the duration of the transmission. The second falling clock edge initiates a forced "0" on the data line as a start bit, then the 8-bit conversion data bits follow, MSB to LSB, until all have been sent. Reading the data should be performed on the rising edge of each clock cycle to allow for settling of the data. When the clocking ceases, the one-shot finally times out. When \*CS returns high, the device tristates the data line.

Since +12 volts (minus any drop in the cable) is provided, a good clean +6 volts can be produced using a LM317. Running the ADC on +6 volts will ensure Vcc remains above 4.950 volts, the absolute minimum for a +5volt input to produce a "11111111" code (see Figure 3). Also, the 5.00-V voltage reference will be double regulated. A trim pot adjusts the reference to 5.00 volts. A second trim pot allows this reference to be lowered as an alternative to the 0–5-volt input range. For instance, using a 5.00-volt reference, 5 volts + 255 steps = 19.6 millivolts per step. If we cranked the reference down to 2.55 volts, each step (between 0 and 2.55 volts) would be 10 mV.

In the case of LM34 (precision Fahrenheit temperature sensor), the output changes  $10 \text{ mV}/^{\circ}\text{F}$  over a -50 to  $+300^{\circ}\text{F}$  range. Disregarding temperatures below  $0^{\circ}\text{F}$ , if the voltage reference is set at 5.00 volts, each step covers  $1.96^{\circ}\text{F}$  for a total coverage of 0 to  $300^{\circ}\text{F}$  ( $255 \times 1.96^{\circ} = 499^{\circ}$ , exceeding the rated range). Change the reference to 2.55 volts and each step covers  $1^{\circ}\text{F}$  for a total coverage of 0 to  $255^{\circ}\text{F}$ .

For the LM35 (-55 to +150°C), and the LM135 (218 to 423 K) precision temperature sensors, a 10-mV step is equal to one degree C or K. That's  $1.8^{\circ}F(1^{\circ}C)$  for the LM35, and  $1.8^{\circ}F(1 \text{ K})$  for the LM135. Disregarding temperatures below 0°C, if the reference was adjusted to 1.50 volts, each step would equal  $0.59^{\circ}C(150 + 255 = 0.59)$ . A step size of  $0.59^{\circ}C$  for an LM35 would convert to a  $1.06^{\circ}F$  step with a coverage of 32 to  $302^{\circ}F(32^{\circ}F + [255 \times 1.06^{\circ}F] = 302^{\circ}F)$ . Adjusting the reference to 4.23 volts would equal 1.66 K(423 + 255 = 1.66). A step size of 1.66 K for an LM135 would convert to a  $3^{\circ}F$  step with a coverage of -67 to  $302^{\circ}F(-67^{\circ}F + [(255 \times (423 \text{ K} - 218 \text{ K}))] + 423 \text{ K}] \times 3^{\circ}F = 302^{\circ}F)$ .

The LM34 (Fahrenheit) and LM35 (Celsius) require a negative bias for outputs below 0°F or 0°C. Note that the LM135 does not require this.

You don't get something for nothing. As the reference voltage decreases, the maximum permissible input which produces the "11111111" code also decreases. Therefore









Figure 3-The serial 8-bit ADC module includes a one-shot to provide the ADC0831 with chip select.

the span (minimum to maximum range) of the input is traded for smaller incremental steps within the span. You might find that over a particular span you need finer incremental steps. If so, a more expensive ADC can be used. The MAX170 can be used if **12-bit** resolution is necessary. It requires a CONVST (rising edge) signal to initiate a conversion. A one-shot's Q output will provide this signal which must precede the next fallingedgeby 200 ns. The **12-bit** data will be presented starting on the third falling edge, MSB to LSB. Note that unlike the ADC0831, the MAX170 does not output a "0" start bit. Maximum clock speed is greater than 1 MHz. Figure 4 illustrates a **12-**

tem/Chip	CCC Project	Blowout Price	control for your IBM PC
IS-32 Optic RAM SN76489 SN76832AN IR REC AY-3-1350 Synthesizer TMS9918AN Sprite Gen. TMS9118AN Sprite Gen.	Micro D-Cam Sound Generator IR Remote Control Whimsi-Bell Color Video Display 3-Chio Color Video Display	\$25.00 \$5.00 \$1.00 \$3.50 \$5.00 \$9.00	At last, an industrial quality system that can start small and easily expand! Just insert the Host Adapter into your PC and then add only the I/O modules you need.
TMS99532AN Modem TMS1121 Real Time Cill: Chip SP1000 Voice Recog. Chip HD6802P Processor	Single chip <b>300bps</b> Modem RTC-4 <b>Timer/Controller</b> Lis'ner Voice <b>I/O</b> <b>HCS -</b> 6802 <b>Processor</b>	\$5.00 \$6.00 \$10.00 \$1.50	<b>IBM PC Host Adapter</b> \$12 Interfaces IBM PC's to <b>ProControl</b> bus I/O modules. Includes 24 digital I/O lines built-in and can connect directly to Opto-22 PB-24 I/O racks.
NCR5380 SCSI Controller ADC0831 8-bit A/D Ceramic Mike Acoustic Modem Rubber Cups	COMM180/SB180-SCSI Lis'ner Voice I/O Acoustic Modem Acoustic Modem	\$15.00 \$2.00 \$1.00 \$2.00 <b>pair</b>	AIN-616 A/D Module \$72 Sixteen 8-bit analog-to-digital conversion channels, 50us conversion time (20us optional), on-board voltage reference and trim pots.
4.032 MM Xtal 10.738 <b>MHZ Xtal</b> 7.16 MHz Resonator	For TMS99532 Modem Chip For Sprite Chips For SP1000 Chip	\$0.75 \$0.75 \$0.75 \$0.75	AOUT-84 D/A Module \$9 Four ( <i>expandable to six</i> ) B-bit digital-to-analog conversion channels.
Z8613RS Z8 Protopac	Piggyback EPROM 28 Chip	\$25.00 \$15.00	Industrial Card Cage \$79 Safely house 8 1/O modules (expandable to 24 slots).
Minimum order \$25.00. Prices do not include ship CIRCUII 4 Park Stree (203) 875 275	ping. CELLAR KIT et • Vernon, CT 06066	S	More I/O modules are available. Call for our FREE catalogue today! (404) 352-47 88

Reader Service X125

Reader Service #102



Figure 4—The serial 12-bit ADC module features a bipolar input with a range of  $\pm 5$  volts.

bit circuit. Notice the MAX637, from Maxim, which converts +5 volts to -15 volts for the MAX170 ADC.

Modular phone jacks (**RJ-11**) or quick disconnects can be substituted for the screw terminals. Extra output terminals can be mounted on your satellite modules. You may choose to bring out +12 V, +5 V,  $V_{ref}$  or other useful signals. Extra room on each satellite module will come in handy if you choose to add signal conditioning or enhance the circuit in some way.

### CREATING CONTROL OUT OF DATA

Providing a controllable DAC voltage out can be handled much the same way as the ADCs previously discussed. The MAX500 is a quad serial 8-bit digital-toanalog converter. The protocol for converting digital to analog is much the same as one used in converting analog to digital. While the clock is still driven by the PC, the data bits will be transmitted to the DAC instead of being read from the ADC. This protocol starts with clock and data high while "idle." A low output on the data line, while the clock is high, initiates the conversion. Following the falling edge of the clock, the appropriate data level is applied to the data line. Changes in the data level must occur only while the clock is low or the transmission will be reinitiated. The data bits are sampled within the device during the clock's rising edge. Ten bits total are necessary: two to indicate which DAC channel (1 of 4) will be updated, and eight for the 8-bit DAC value. After the clock's eleventh (final) rising edge, an internal \*LDAC (Load DAC register) isimplemented, updating the appropriate DAC channel. Maximum clock speed is greater than 1 MHz.

The MAX500 has four output channels in one 16-pin DIP package. The first two channels share a reference voltage input, but the other two channels have independent reference inputs. Supplies of +15 and -5 volts are



Figure 5— The serial quad 8-bit DAC module uses a MAX633 to generate the necessary + 15V and -5.1 V needed by the MAX500.





listing 1 -continued

required for this device. Here I chose to use a MAX633 which will develop both voltages needed for the MAX500.

Each DAC output will drive 2k ohms and 100 pF (5 mA source and sink) at a slew rate of 3 V/ $\mu$ s. The maximum settling time to half an LSB is less than 4  $\mu$ s for a 10-volt maximum output swing. Vss can be at ground, but the "zero code error" can be 30 mV off due to the buffer's pull-down circuitry. Using a negative bias on Vsseliminates the error. See Figure 5 for this circuit.

### CONVERTING MOVING DATA

In order for "successive approximation" A/D converters to provide adequate results, the input must not move more than one-half of the unadjusted error during the conversion process. This means that the clock speed and the number of clock cycles required for a conversion is directly proportional to the maximum change in analog input. Slowly changing temperatures wouldn't be a problem, however sampling speech would be. A rule of thumb for maximum analog signal rate of change is:

$$F_{\max} = \frac{F_{\text{clock}}}{C \times 2^n \times 2}$$

where:

 $F_{clock}$  = ADC clock frequency C = number of cycles per conversion n = number of bits of resolution

# **GET GRAPHIC**











### **Graphics Gems**

edited by Andrew S. Glassner

This handbook provides practical solutions to graphics problems, and every graphics programmer will find it an essential tool in saving time and energy in their daily programming activities.

August 1990,833 pp., \$49.95 ISBN: 0-12-286165-5

### **Curves and Surfaces for Computer Aided Geometric Design** A Practical Guide

SECOND EDITION Gerald Farin From a Review of the First Edition: "An interesting and informative text."

-MATHEMATICALREVIEWS

1990,444 pp., \$39.95/ISBN: 0-12-249051-7

### The Desktop Fractal Design System

Michael F. Bamsley

"This is a simple package to use...instructive and enjoyable!" -PERSONAL COMPUTER WORLD

Includes **The Desktop Fractal Design Handbook** and one floppy disk. IBM **Version: 1989**, \$39,95/ISBN: 0-12-079063-7 **Macintosh** Version: August 1990, \$39,95 ISBN: 0-12-0790645

### **Fractals Everywhere**

Michael F. Bamsley

"I think that **Fractals Everywhere** will commonly be **refered** to as the 'classic' in its field."

### An Introduction to Ray Tracing

edited by Andrew S. Glassner 1989,327 pp.,\$49,95/ISBN: O-12-286160-4

Write for a FREE brochure! Order from your local bookseller or directly from



CALL TOLL FREE I-800-321 -5068 Quote this reference number for free postage and handling on your prepaid order - 07021 Press. Inc. All Rights Reserved. TC/SS-07021

∋ader Service #101



For the ADC0831 with a 400-kHz clock at 10 cycles/ conversion and 8-bit resolution, that's

> $F_{\max} = \frac{400000}{10 \times 2^8 \times 2}$ = 78 Hz (Triangle Wave)

Raising the clock frequency is not the answer for vast improvements. The most effective solution is a sampleand-hold between the analog signal and ADC input. This will take an instantaneous snapshot of the analog value and store it for as long as the conversion takes. The maximum rate of change is then limited by the conversion time and not the rate of change during a conversion. Most processes have small rates of change (temperature, atmospheric pressure, or the level of a fluid in a tank), so complicating the hardware may not be necessary.

The slew rate for DAC outputs is the limiting factor on maximum output frequency (assuming a maximum excursion). At 3 V/ $\mu$ s with a 10-volt excursion, the maximum frequency equals:

$$F_{max} = \frac{3 v}{10 V \times 1 \mu s \times 2}$$
$$= 150 \text{ kHz}$$

The PC BASIC program in Listing 1 shows how to use four ADC0831s to provide four 8-bit ADCs and two MAX500s to provide eight 8-bit DACs. The one-shot's timeout should be shortened if you want to use a lowerlevel routine for faster conversion. Simply adjust the RC time constant to exceed one clock cycle.

### **DOLLARS AND SENSE**

Although industrial acquisition and control is usually associated with "big dollars," it usually is bundled with flashy software and an embedded processor. Here, making use of an existing PC greatly reduces cost.

Approximate parts cost for this project, excluding enclosures, when purchased through catalog distributors is as follows: PC interface-less than \$25 including power supply: ADC0831 module-less than \$15; MAX170 module-less than \$40; MAX500 module-less than \$30.

Additions to this project might include sample-andhold inputs, signal conditioning for specialized inputs, optoisolation of each of the satellite modules, or PC-busmapped I/O ports. Once you start adding on, you'll find it hard to stop. 💠

Jeff Bachiochi (pronounced "BAH-key-AH-key") is an electrical engineer on the Circuit Cellar INK engineering staff. His background includes product design and manufacturing.

> 425 Very Useful 426 Moderately Useful 427 Not Useful



IRS -

Reader Service #1

# Hot Chips In The Summertime

A Repot? From "Hot Chips II"

t's a truism of high-tech reporting-call it "Cantrell's Law Of Editorial Irrelevance"-that the amount of breathless coverage of a technology is inversely related to real-world applicability.

So, succumbing to the immutable law myself, let me tell you about the recent "Hot Chips II" symposium sponsored by the IEEE here in Silicon Valley. You'll hear all about the latest chips that only a starving reporter or **uni**versity professor **canlove**, chips that you won't **seeon** your desktop any time soon. I promise to write about some **8-bit** chips again soon, but for now, the "blue sky" is the limit.

In case you haven't heard, RISC (Reduced Instruction Set Computer) is all the rage. As I've said before, the RISC furor is really more about marketing (i.e., how to dethrone Intel and Motorola) than technology. Thus, Hot Chips II had nary a word about **80x86s** or **680xxs**. These chips fail the relevance test since too many are sold to merit the interest of gurus. Of course, the fact that the organizing committee is packed with those promoting RISC (Silicon Graphics [MIPS], Sun [SPARC], and their U.C. Berkeley and Stanford patrons) might have something to do with it.

Anyway, here we go. Hang on to your logic probes...

### IT'S A GAAS

First up is a chip (actually a **multichip** module, single chips having become **passé**) that literally sizzles!

Take a SPARC architecture, throw in an esoteric process (GaAs, or Gallium Arsenide) and a healthy dose of NASA funding and voilà: a 200-MHz code-burner from System and Processes Engineering Corporation (a.k.a., SPEC) that isguaranteed to turn heads.

Packing in 12 separate chips (integer, float, two cache controller/ MMUs, and eight 4K x 8 cache RAMs) isn't easy, but there is really no choice; it's the only way to deal with the ugly realities of a 5-ns clock cycle. Even integration doesn't solve all the system designer's problems: Don't expect to hang 100-ns DRAMs on this

Trade clock rate for Instruction hardware complexity Level Parallelism 1. Deep pipelines 2. Multiple functional units 3. VLIW architecture 4. Superscalar issue 3.4 Effective size of Need to optimally basic block reduced schedule" instructions (in clocks) for execution Compile Speculative Compiler Scoreboards "trace execution with "code out-of-order scheduling" state repair scheduling" execution (dynamic) (static) (dynamic) (static)

Figure 1 - Adding parallelism to a processor doesn't come without complexity cost.

puppy. Instead, ECL (Emitter Coupled Logic, the next most esoteric after **GaAs)** main memory is called for.

Of course, since the goal is performance at any cost, you won't quibble about the module's **\$5-\$6k** cost. Of more immediate concern is the fact this little guy dissipates somewhere between 50 and 75 watts.

So, I hereby file first claim to the concept of a **liquid**-cooled PC which doubles as an aquarium.

### LIGHTNING STRIKES

Simply boosting clock rate isn't fair. Conceptually, it's **too** easy and furthermore, it takes control from the computer gurus and hands it to the chemists and physicists.

So, the same "architects" that brought you RISC are struggling to wring more performance from the design of themachine, notits implementation. Unfortunately, though it isn't polite to bring up in mixed company, architecture has pretty much reached a dead end. Even the most clever innovation contributes only fractionally to performance (versus the order-of-magnitude impact of process/clock rate). Nevertheless they-&severe.

**SILICON** 

**UPDATE** 

Tom Cantrell

For some time, effort has been focused on "superscalar" techniques. The idea is to try to increase execution "parallelism" without confusing the poor programmers who have enough trouble thinking sequentially. Where the original goal of RISC was to execute one instruction per clock, the new goal is multiple instructions per clock.

Making the process transparent to the programmer calls for both hardware and compiler techniques. The hardware inherently requires "multiple functional units" to execute multiple functions at the same time. Unfortunately, that's not all there is to it. Though multiple units may be offered, it's not easy to keep them all busy. In the attempt to do so, additional techniques, such as a scoreboard (hardware that allows out-of-order instruction execution), and compiler software which attempts to "schedule" execution to avoid "hazards" and "stalls" is required (Figure 1). This is heavy stuff, and the reality is that chips which can theoretically execute "x" instructions per clock are lucky to achieve half that running real applications.

The bane of all computer architects is the conditional, or even worse calculated, branch. Deep pipelines, which can happily chug through sequential instructions, are forced to throw up their hands and ask, 'Where to next?"

From Metaflow Technologies Inc. comes yet another SPARC variant-the Lightning-which attempts to deal with the problem by throwing hardware at it in the form of a "Dataflow Content-Addressable FIFO" (DCAF). The idea is simple enough: If you're not sure where to go, don't just stand there. Instead, go somewhere and hope for the best. If you're right, things are **ducky**. If you make a wrong turn, try to backpedal as fast as you can.

The idea is called "speculative execution." In the face of a forthcoming conditional branch, go ahead and execute down a path even before the condition is evaluated. If you goof, back everything up to the way it was; a process known as "state repair."

Consensus is that the Metaflow chip is pretty neat, with the theoretical four instructions per clock machine actually able to achieve about two instructions per clock average throughput-somewhat better than previous superscalars.

On the downside, the scheme can't deal with "calculated" branches-ones in which the target is based on data, not a condition. A conditional branch is going to go one of two ways, but a calculated branch could end up anywhere.

In any case, all these schemes are clearly a case of more hardwareandcompilertricksasymptoticallychasingfewer MIPS. Oh well. .

### BENCHMARK REALITY

How in the world do we know just how "hot" a chip is short of using a thermometer? Actually, given the overriding influence of process and clock rate, the thermometer approach might not be a bad idea.

Until that idea takes off, the world relies on benchmarks, and according to Rafael Saavedra-Barrera from U.C. Berkeley, this is a cause for concern. His presentation started by describing two popular sets of benchmarks: SPEC (System Performance and Evaluation Cooperative) and the so-called Perfect Club. Both sets are somewhat an improvement over older "synthetic" benchmarks like Dhrystone and Sieve. The newer packages are composed of "real" applications which notably exercise caches in a realistic manner.

The optimistically named 'Perfect Club" is a set of 13 FORTRAN programs which are purely scientific and especially suitable for evaluating vector and array processors. The set is, so far, not prone to excessive marketing hype since no one pretends that "transonic inviscid flow past an airfoil" is relevant to Joe Commercial User.

SPEC, on the other hand, is promoted as a "realworld" mix. The reality is SPEC is somewhat biased towards floating-point performance. Reflecting our need to keep things simple, a single "SPEC" number is computed. The results can be misleading. Conventional wisdom is that **RISCs** are "far superior" to **CISCs**. For example, the "SPECmark" for an IBM **RS6x20** RISC is 22.3 while that for an AT&T '486 machine is only 11.6. Hidden beneath the surface is the fact that, if the floating-point benchmarks are removed, the '486 "Integer **SPECmark**" of 17.2 surpasses the IBM's 15.8. The paranoid might point out that the originators of SPEC happen to be those offering machines with superior floating-point performance. Coincidence?

I've always argued that none of these benchmarks make any attempt to measure I/O-arguably something of real interest to many. Furthermore, they all ignore the



Figure 2-Chernoff Faces are used to characterize benchmarks.

SDR0

SDR1

SD R0

SDR1

MSR

TID DEC

RTCL

RTCU

FPSCR

emon

31

31



issue of compiler quality variation-something that can have far more impact than CPU architecture. Indeed, it seems thatvariouscontendersaretakingcompiler "tweaking" to the extreme, releasing new versions every few months to boost their SPECmark a point or two. It's not clear that the new compilers make applications run faster.

Putting these issues aside, Saavedra-Barrera makes the point that the benchmark fixation is dangerous since the "numbers" by themselves give evaluators little or no ability to predict the performance of their own applications. For instance, the IBM's SPECmark of 22.3 is largely driven by superlative performance on a few of the benchmarks. Looking further, it turns out these particular benchmarks are heavily dependent on tight "multiply/add" loops. And guess what? The IBM machine includes a specialized "Multiply &Add" instruction. Thus, the "truth" is that the high SPECmark will translate into high performance for your application if it is dependent on multiply and add. Otherwise you might be better off with a '486.

To get a handle on which benchmarks measure what, Saavedra-Barrera characterized their key properties-data type, data structure, and basic blocks--and mapped them to Chernoff Faces (the way a person "looks" depends on a few key parameters: head shape, eye spacing, mouth size, etc.) as shown in Figure 2. You should rely on the benchmarks that most resemble your application.

Ah. a blessed breeze of reason. However, I fear it's for nought. The marketing guys have their teeth into simple numbers and nobody has time for "messy" explanations.



Reader Service #128

### **IBM-A STRANGER IN OUR MIDST**

Don't get me wrong, the IBM **RS6000** (Figure 3) is really a pretty neat machine; as superscalar as the best of them since it is able to dispatch up to five operations (branch, control reg, load, and two of the previously mentioned multiply&adds) in a single clock. However, I find it ironic that the machine, based on the "original" IBM

801 RISC (did you know IBM has "RISC" patents that outfits like Sun are paying to license), is promoted as having "highfunction ops" including string instructions, bit field handling, and other decidedly "CISCy" features.

Moreinteresting thanthebits/bytes is the fact that IBM has **a** competitive machine--something that is traditionally not supposed to happen. The reaction of the "lean and mean" newcomers, largely university types who disparage all manners of "big business," seems to range from curiosity to denial to trepidation. IBM has said they will double performance shortly (mainly by, you guessed it, increasing the clock rate). It remains to be seen if IBM can shed their stodgy image or whether the gurus will ever wear big blue suits.

Nevertheless, they still do some goofy things from time to time. An astute member of the audience noted that buried in their floating-point unit design (which indeed, delivers superior performance) was some odd-looking hex conversion logic. Yes, the IBM unit manages IEEE binary floating point by converting to and calculating in hex and then reconverting the result to binary. What the heck, it works.







### PARALLEL PARADE

Parallelism at the chip level is fine, but the true Holy Grail is massively parallel systems which combine dozens, hundreds, or even thousands of **CPUs**. The idea is tantalizingly simple: If one CPU can achieve X MIPS, then try to come up with a way to hook up Y **CPUs** to achieve X x Y MIPS.

Unfortunately, as in the case of chip-level parallelism, taking full advantage of the "potential" bandwidth is easier said than done.

Intel has a Scientific Computer group that has been fiddling with this for some time. Hey, as long as DARPA (Defense Advanced Research Projects Agency) will pay, why not? They talked about two machines: the Touchstone Delta and **iWARP**. The former is supposedly targeted at scientific and engineering computing while the latter is promoted as "parallel building blocks for signal and image processing."

Other than different nodes or processing elements (the Delta uses i860s while the iWARP uses a new "LIW" chip [Long Instruction Word, more in a moment]), the two systems share a lot in common (besides DARPA funding). Notably, yesterday's hypercube organization has apparently lost favor compared to a simple "mesh" 2-D design.

On the one hand, both machines are targeted to meet so-called Grand Challenges including vision, superconductor modeling, global change, and similar lofty goals. Indeed, to the degree these problems are parallelizable, the Intel machines can do a good job. For instance, in the superconductor modeling application, Intel projects that a 128-node machine can surpass the performance of an 8-CPU CRAY Y/MI'.

However, Intel seems to be trying to make a pitch that these designs are also usable in the commercial world. They **project** (hope?) that even our lowlyPCs will consume dozens of **80x86s** in the next few years (Figure 4). I'm skeptical since I don't think massively parallel architectures have much to offer in meeting the "Grand Challenges" of the commercial world such as making programming possible by mortals or eliminating user manuals.

### BEYOND RISC-LIW

The quest for parallelism that permeates computing these days has lead to a new scheme called "Long Instruction Word," "Very Long Instruction Word," presumably later "Darn Long Instruction Word," and so on.

This is conceptually similar to superscalar in that the goal is to do many things at once. The difference is that superscalar attempts to preserve the image of a regular processor in that programmers "see" single-function instructions which the hardware and compiler attempt to munch together transparently.

LIW takes a simpler tack. Each "long" instruction contains a number of fields, each of which explicitly drives an associated functional unit.

For instance, each Intel iWARP 96-bit instruction controls five functions: single-precision float, integer/address, memory access, input, and output.

Upping the ante, a processor core called LIFE from Philips (Figure 5) boasts a 200-bit instruction feeding five



functional units: branch, register, ALU1, ALU2, and memory access. Once again, the challenge is keeping everything busy. LIFE benchmarks show that about 50% utilization is about the best that can be expected. Thus, the speed-up over a single functional unit design is roughly2.5X instead of the theoretical 5X.

The Achilles heels for LIW are branchdelaysand code density. The branch delay problem is straightforward: where a single cycle delay would sacrifice one operation on a regular CPU, five are sacrificed on these LIWs. As for codedensity, 50% utilization of functional units implies 50% unu tilization of instruction bits, that is, code density is half that of a regular CPU or, in the words of the Philips speaker, "lousy." Though memory is cheap, code density is a problem for LIFE since the ultimate goal is a single-chip device with memory on-chip. System designers would rather not deal with a 200-bit external memory bus.

For the LIFE of me (ha ha), I can't really see the difference between LIW and the classic "microcode." Though the "operations" controlled may be different, the idea of a long instruction with different fields working at the same time is not new. The more things change, the more they stay the same.

### CHIP SHOT

Some would say that the "Hot Chips" are really pretty lukewarm. It seems clear that, having integrated all of computer history onto a single chip, future progress will not proceed at a blinding pace.

Nevertheless, advances are being made that will ul timately trickle down to your average system designer. Particularly, the speeding of process/clock rates continues-everything from 50-MHz CMOS to 200-MHzGaAs and will yield brute-force performance gains.

And whateveryourfavoritearchitecturc-RISC, CISC, LIW, massively parallel, etc.-they all keep getting cheaper. Remember Gelbach's Law (named after an Intel sales manager): "Every chip will be \$5—or less!" Of course, this law was stated before the era of sole-source monopolies, but the underlying idea still holds.

Now all we need is a "Cheap Chips" conference...

### Contact

System Processes and Englneering Corp. (SPEC) Gary McMillian 1406 Smith Rd. Austin, TX 7872 1	Intel Scientific Computers Justin Rattner Cornet Oaks 1 15201 N.W. Greenbrier Pkwy Beaverton, OR 97006-5771 M.S. CO1-07
Metaflow Bruce D. Ughtner 6725 Mesa Ridge Rd. <b>#100</b> San <b>Diego,</b> CA 92 <b>121</b>	Philips Research Sunnyvale Department Gerrii A. Slavenbufg 440 Wolfe Ave. Sunnyvale. CA 94088
Rafael Saavedra-Bafrera Computer Science Division <b>U.C.</b> Berkeley <b>Berkeley</b> , CA 94720	IBM Richard Cehlef Martin Hopkins T.J. Watson Research Cntr Hwy. 134E P.O. Box 218

Tom Cantrellholdsa B.S. ineconomicsandan M.B.A. from UCLA. He owns and operates Microfuture, Inc., and has been in Silicon Valleyfor ten years involved in chip, board, and system design and marketing.

IRS

428 Very Useful 429 Moderately Useful 430 Not Useful

Yorktown Heights, NY 10598



Scoff Robert Ladd

# Making Hash

A Table Built for Speed

A program can use a tree structure that stores information in some orderly fashion. Trees are commonly used for organizing databases of records that are accessed by key fields. The key information consists of the actual key data and a number that pinpoints the location of the data associated with that key. For example, a key value might be a person's name, and the number associated with that key would tell which record in a data file contains that person's data. A key is stored in the tree by comparing it to the values of other keys stored in the tree. To locate the record associated with a key, one merely needs to look up the key and extract the associated record number.

Trees are complex data structures, and there are limits on their efficiency. Trees also use lots of memory to store the keys and record numbers. The advantage of a tree indexing system is that records can be accessed in a sequential order based on the organization of the keys in the tree. In the earlier example, the tree would be set up to alphabetically store keys containing the name of a person. The tree could then be used to retrieve the records of people based on the alphabetical order of their names.

Often, a program doesn't need to retrieve keys in a specific order. For example, a dictionary program merely needs to look up a word in a database; if the word is found, its definition can be retrieved from a data file and displayed. For this kind of program, tree indexes can use too much memory and be too slow. A better approach is to use a hash table.

### DEFINING A HASH TABLE

The term "hash table" may bring up visions of a cutting block covered with chopped corned beef and potatoes. As a computer term, hash table refers to an array of data that is indexed via a hash function. A hash function converts a key value into a numeric index into the hash table. Each entry in the hash table is a linked list of keys (and associated information) that were converted by the hash function into the same index. If the hash function distributes the keys widely enough in the table, there will be only a few items in each linked list to search. For example, if we have a 200-entry hash table in which 1000 keys are stored, there should be an average of five key values in each linked list. Calling the hash function will

return the index value for a given key, and then the appropriate linked list can be searched for the specific key.

To convert a key into a hash table index, the hash function must be able to treat the key as a numeric value. If the key is already a number, the problem is solved. If the key is a character string (and it usually is), the hash function will have to produce a numeric value from the characters. The simplest method of accomplishing this is to multiply **the** numeric values of the characters to produce

MODULE Hash;
FROM ASCII IMPORT nul, ht;
PROM <b>InOut</b> IMPORT Done, EOL, WriteString, WriteLn, WriteCard, Write, Read;
FROM Storage IMPORT ALLOCATE, DEALLOCATE, Available;
FROM Strings IMPORT Assign, CompareStr;
FROM SYSTEM IMPORT TSIZE;
CONST HashPrime = 383; (* bins in hash table *) MaxLength = 31; (* max string len - 1 *)
TYPE ListNodePtr = POINTER TO ListNode; WordBuffer = ARRAY [0MaxLength] OF CHAR; ListNode = RECORD LinkPrev : ListNodePtr; LinkNext : ListNodePtr: Text : WordBuffer; Count : CARDINAL; END;
HashRec -RECORD NodeHead : ListNodePtr; NodeTail : ListNodePtr;
VAR HashTable : ARRAY [0HashPrime-1] OF HashRec InputBuf : WordBuffer;
PROCEDURE ClearTable; VAR I : CARDINAL; BEGIN
FOR I := 0 TO HashPrime - 1 DO HashTable[I].NodeHead := NIL; (continued)

listing 1 -Sample code shows the techniques involved in using hash tables.



a number. Using an unsigned 16-bit integer and ignoring overflow (i.e., letting the value wrap around when it exceeds 65,535), a number can be calculated for any string.

A hash table will not generally contain as many entries as there are possible numbers. For example, a hash table index with 65,536 entries would use copious amounts of memory and would have many empty entries. **So**, a hash table has a fixed size, and the actual index of a given key is the remainder of dividing the numeric key value by the size of the table. For example, a hash function for a table with **200** entries would calculate a table index of 156 for a key with a numeric value of 4356.

For various arcane and mathematical reasons-to be explained in a future column-the best size for a hash table is a prime number. A prime number that is not close to a power of two works even better. **So**, for example, a table size of 383 (midway between 256 and 512) would work very well for a moderately sized table.

### AN EXAMPLE

The best way to see how a hash table works is to examine a working program. Listing 1 shows the Modula-2 program HASH. The program reads text from the standard input device, breaks it into words, and stores the words in a hash table using the words themselves as the keys. With each word is a CARDINAL (unsigned 16-bit) value that contains the number of occurrences of the word in the text. When the programis done, it displays a formatted version of the hash table. The prime number 383 was chosen for the size of the table; the constant HashPrime holds this number. The table will hold string of up to MaxLengt h (in this case, 31 characters) in size.

ListNode is a type which defines the nodes in a doubly linked list. Each entry in the HashTable array is a HashRec containing pointers to the first and last nodes in the linked list for that hash index value. WordBuff er is a character string type that will hold words as they are read.

The ClearTable function sets the pointers in Hash-Table to NIL to indicate that therearenoentriesinanyof the linked lists. GetWord reads words from the input file, and stores them in the WordBuffersupplied as a parameter. When end-of-file is reached, GetWord returns FALSE; otherwise, it returns TRUE.

HashFunction accepts a WordBuffer parameter and returns a hash table index. A preliminary value is calculated by multiplying the values of the characters in the string together. It then returns the remainder of dividing the preliminary value by Has hP rime.

InsertKey has a WordBuffer parameter for the key to be stored in the hash table. It first calls HashFunction to calculate an index value for the key parameter. Then, the list is searched to find an existing entry for the key. If the key is found, the Count value for that node is incremented and InsertKey returns. Otherwise, InsertKey creates a new linked list node. If the list for the key's index is empty, the new node becomes the head of the list. Otherwise, it is placed at the end of the existing linked list.

```
END
END ClearTable;
PROCEDURE HashFunction (Key:WordBuffer) : CARDINAL
VAR
  HashIndex, I : CARDINAL;
BEGIN
  HashIndex := 1;
  I := 0;
  WHILE Key[I] # nul DO
(*/NOCHECK:O*)
    HashIndex := HashIndex * ORD(Key[I]);
    INC(I)
  END;
  RETURN HashIndex MOD HashPrime
END HashFunction;
PROCEDURE GetWord (VAR Key:WordBuffer) : BOOLEAN;
VAR
      : CARDINAL;
  Ch : CHAR;
BEGIN
  I := 0;
  LOOP
    Read(Ch);
    IF NOT Done THEN
      RETURN FALSE
    END;
    IF (I = MaxLength) OR (Ch = EOL)
                     OR (Ch = ) THEN
      Key[I] := nul;
RETURN TRUE:
    ELSIF (CAP(Ch) >= 'A')
              AND (CAP (Ch) <= 'Z') THEN
      Key[I] := Ch;
      INC (I)
    END
  END
END GetWord;
PROCEDURE InsertKey(Key: WordBuffer);
VAR
  WorkNode : ListNodePtr;
  Index
            : CARDINAL;
BEGIN
  Index := HashFunction (Key);
  WorkNode := HashTable[Index].NodeHead;
  WHILE WorkNode # NIL DO
    IF 0 = CompareStr (WorkNode<sup>*</sup>.Text, Key) THEN
      INC (WorkNode<sup>^</sup>.Count);
      RETURN
    END;
    WorkNode := WorkNode^.LinkNext
  END;
  ALLOCATE (WorkNode, TSIZE (ListNode));
  Assign(Key,WorkNode^.Text);
WorkNode^.LinkNext := NIL;
WorkNode^.Count := 1;
  IF HashTable[Index].NodeTail = NPL THEN
    WorkNode^.LinkPrev := NIL;
    HashTable[Index].NodeHead := WorkNode;
    HashTable[Index].NodeTail := WorkNode;
  ELSE
    HashTable[Index].NodeTail^.LinkNext :=
                                    WorkNode:
    WorkNode^.LinkPrev :=
                  HashTable[Index].NodeTail;
    HashTable[Index].NodeTail := WorkNode
  END
END InsertKey;
PROCEDURE DisplayTable;
VAR
  WorkNode : ListNodePtr;
            : CARDINAL:
  Index
BEGIN
  FOR Index := 0 TO HashPrime - 1 DO
    WriteString('Index ');
    WriteCard(Index,0);
    WriteLn:
                                             (continued)
```

HashTable[I].NodeTail := NIL;

Listing 1 — continued

### SUPERVISION/8 VIDEO IMAGE GRABBER



Supervision/8 is an adapter with software, the latest in economically capturing high quality real world images with your computer.

<ul> <li>Half Size Cards</li> <li>Capture Time 1/60 second</li> <li>PC/XT/AT Compatible</li> <li>MC/Visa, AM. Express</li> </ul>	IDEC, INC.	<ul> <li>256 Grey Levels 8 Bit TIFF and PCX Format</li> <li>Binary Image File (BIF)</li> <li>RS-170 Video Source</li> </ul>
TEL: 215-538-2600	119s Doylestown Pike Ouakertown, PA 18951	FAX: 215-538-2665

Reader Service #149

### TALK TO YOUR COMPUTER

WITH VOICE MASTER **KEY®** FOR PCs/COMPATIBLES VOICE **RECOGNITION WITH** SPEECH RESPONSE

GIVE A NEW DIMENSION TO PERSONAL COMPUTING The amazing Voice Master Key System adds voice recognition to just about any program or application Voice command up to 256 keyboard macros from within CAD, DTP, word processing, spread sheet, or game programs. Fully TSR and occupies less than 64K. Instant response time and high recognition accuracy. A real productivity enhancer!



SPEECH RECORDING SOFTWARE Digitally record your own speech, sound. or music to put into your own software programs. Software provides sampling rate and variations, graphics-based editing, data compression utilities. Create software sound files. voice memos. more. Send voice mail through LANs or modem. A superior speech/sound development tool. INTERACTIVE SPEECH INPUT/OUT PUT Tag your own digitized speech files to voice recognition macros. Provides speech response to your spoken commands - all from within your application software! Ideal for business, presentation, education, or entertainment programs you currently use

Augment the system for wireless uses in robotics, factory process controls. home automation. new products, etc. Voice Master Key System does it all!

EVERYTHING INCLUDED Voice Master Key System consists of a plug-in card, durable lightweight microphone headset, software, and manual. Card fits any available slot. External ports consist of mic inputs and volume controlled output sockets. High quality throughout. easy and fun to use.

ONLY \$149.95 COMPLETE ORDER HOTLINE: (503) 342-1271 Monday-Friday **8** AM to 5 PM Pacific Time. VISA/MasterCard phone or FAX orders accepted. No CODs. Personal checks subject to 3 week shipping delay. Specify computer type and disk format (3 1/2" or 5 1/4") when ordering. Add \$5 shipping charge for delivery in USA and Canada.

Foreign inquiries contact Covox for C & F quotes. 30 DAY MONEY BACK GUARANTEE IF NOT COMPLETELY SATISFIED. CALL OR WRITE FOR FREE PRODUCT CATALOG. COVOX INC. 675 CONGER ST. EUGENE, OR 97402 FAX: (503) 342-1283

Reader Service #131

<pre>WorkNode := HashTable[ Index].NodeHead; WHILE WorkNode # NIL DO Write(ht); WriteString(WorkNode^.Text); WriteString(`:`); WriteCard(WorkNode^.Count,0); WriteLn; WorkNode := WorkNode^.LinkNext END; WriteLn END END DisplayTable;</pre>	
<pre>PROCEDURE DeleteTable; VAR Next : ListNodePtr; WorkNode : ListNodePtr; Index : CARDINAL; BEGIN FOR Index := 0 TO HashPrime - 1 DO WorkNode := HashTable[Index].NodeHead; WHILE WorkNode # NIL DO Next := WorkNode^.LinkNext; DEALLOCATE(WorkNode,TSIZE(ListNode)); WorkNode := Next END END END DeleteTable;</pre>	
<pre>BEGIN ClearTable; WHILE GetWord(InputBuf) DO InsertKey(InputBuf) END; DisplayTable; DeleteTable END Hash.</pre>	

Listing 1 -continued

The main program calls ClearTable, and then beginsaloop. Each pass through theloop,GetWordiscalled; if it was successful, InsertKey is called with the newly read word. When GetWord returns FALSE (to indicate the end of the input file), the loop ends.

I experimented with this program and a short science fiction story I was writing. At the time, the story contained 2500 words; the average HashTable entry contained a linked list with six words in it. Some HashTable entries were empty; others had as many as a dozen words. However, most nodes contained between four and eight words. The longest search for a word would require stepping through 12 entries in a linked list.

### WRAPPING UP

I appreciate the patience shown by the folks at CIRCUIT CELLAR INK during my recent hiatus. As always, I look forward to hearing from the readers of this column. In the next issue, I'll round out the discussion of hash tables by improving efficiency and the distribution of keys. Until next time...

Scott Ladd is a writer specializing in computer software. Correspondance concerning "Practical Alogrithms" may be sent to him at: Scott Robert Ladd, 705 W. Virginia, Gunnison, CO 81230, (303) 641-6438.

IRS -

431 Very Useful432 Moderately Useful433 Not Useful

# **CEBus Gets Physical**

The Standard Takes Two More Steps to Maturity

Well, I'm finally on the right EIA mailing list and within the last few weeks received copies of the proposed specifications for the CEBus SR and TP physical layers. As you'll recall from my past articles detailing CEBus (issues #10 and #15 of CIRCUIT CELLAR INK), SRbus is the infrared physical layer and TPbus is twisted pair. I'll be covering these proposals in more detail in a future issue, but I wanted to touch on the high points here.

The IR **spec** is written primarily for one- and two-way control, presumably using the ever-popular hand-held remote. While each CEBus physical layer defines a separate control channel and data channel, this first draft only addresses the control aspect (like the power line). Signals are encoded using the same four symbols as defined for the power line (i.e., 1, 0, End Of Frame, and End Of Packet), and the unit symbol time is defined as 100 microseconds, so the maximum data rate for IR is 10,000 one-bits per second. The superior state is defined as the presence of a 100kHz subcarrier (as opposed to the 40-kHz often used in today's remotes) modulated on an IR wavelength in the range of 850 to 1000 nm. The inferior state is simply the lack of a subcarrier. (Note the use of 100 kHz as opposed to 40 kHz was likely due to the desire to push data rates up to 10,000 bps to be consistent with other CEBus physical layers. Use of 40 kHz would have resulted in only four cycles of carrier denoting a "1" bit instead of ten cycles with 100 kHz.)

One of the problems inherent in the one-way control section is the lack of adherence to the CSMA protocol upon which all of CEBus is based. There is no way for the device to "listen" to the medium to find out if someone else is transmitting and no way to know if the transmission was properly received at the destination. However, this mode will likely be used in inexpensive hand-held remotes for same-room control where it will be obvious when the command wasn't received (e.g., the TV didn't really come on, so we'd better press the button again).

The proposed TP **spec** is much more interesting (how much can you say about an IR transmission?). The **spec** sets forth four twisted pairs in a full-blown CEBus implementation. The first pair, TP0, carries a control channel, 14 data channels, and power for connected devices. The second, third, and fourth pairs (TP1, TP2, and TP3) each carry 16 data channels. Optionally, TP2 and TP3 **may** carry

conventional telephone signals so CEBus and non-CEBus devices may be mixed in the same system.

**Domestic** 

Ken Davidson

Automation

Each twisted pair potentially carries signals in a frequency band from 0 to 512 kHz, which is broken into distinct channels modulated into the spectrum. Each channel on a twisted pair consists of a 10-kHz piece of bandwidth separated from adjacent channels by 32 kHz (i.e., 10 kHz of bandwidth with an 11-kHz guard band on each side). Since channel 0 starts at DC, it has the luxury of 21 kHz of bandwidth.

The method of control channel signaling is confusing at first, so I hope my explanationis clear enough. Like most of the other physical layers, the unit symbol time is  $100\,\mu$ s, giving **a** data rate of 10,000 one-bits per second. The signal swings around the average DC supply voltage (V<sub>ps</sub>) present on the pair by f250 mV and can take on one of three values: V<sub>ps</sub>+250 mV, V<sub>ps</sub>, and V<sub>ps</sub>-250 mV. A superior state is designated by a step from one of the above values to the next at least every 100  $\mu$ s. An inferior state is denoted by the lack of such a transition.

Let's do an example. To denote a "0" bit (which lasts two unit symbol times, or 200  $\mu$ s) with a superior state, and we happen to already be at V<sub>PS</sub>+250 mV, the signal would step to V<sub>PS</sub> at the start of the symbol, then 100  $\mu$ s later would step to V<sub>PS</sub>-250 mV, and finally the signal would step back to V<sub>PS</sub> at the end of the symbol 100  $\mu$ s after that. The signal would stay at V<sub>PS</sub> for the duration of the next symbol (which depends on what the symbol is) since we always alternate between the superior and inferior states. Remember that it is always the duration of the superior or inferior state, and not which state is used, that determines which symbol is being sent.

If you're still hopelessly confused, I'll be explaining things in more detail in an upcoming full-length article.

Finally, I want to mention connectors. At present, the **spec** only covers connectors for telco-only and mixed telco/CEBus setups. The **CEBus-only** connector has yet to be determined. The telco-only connector is, obviously, standard 6-pin modular connector (often containing just two or four wires). The mixed telco/CEBus connector is the similar **8-pin** modular connector, which has one telephone pair on the center conductors, the next telephone pair on the pair surrounding those, and finally TP0 and TP1 on either side of those (though not straddling them).

Such a setup would prevent **CEBus-compatible** devices from being plugged into telco-only jacks (since the jack would be too narrow for the **8-pin** plug), but would allow regular telephones with **6-pin** plugs to be plugged into the **8-pin** jack and operate normally.

So if you happen to be building a house right now and haven't covered up those walls yet, you might want to run some four-pair (**24-gauge**) wire to each room so you're ready for CEBus devices once they hit the market.

By the time you read this, the comment periods for both proposed specs will be over, but you still might want to contact EIA Literature Sales to get your own copies and perhaps send along comments to EIA. Even though the official comment periods are over, the committees will still be doing fine-tuning work.

### REMOTE POSSIBILITIES

Not long after my article describing how to control X-10 devices using a hand-held trainable IR remote (CIRCUIT CELLAR INK, issue **#9**), I discovered the IR remote that prompted the design of the X-10 IR gateway controller in the first place. Available from Universal Electronics, the One For All is different from most universal hand-held remotes. Rather than training this remote using the original units that come with each piece of electronics, it has all the codes built into it already.

Universal has amassed a huge database of virtually every remote control unit ever produced and includes codes for the most popular devices in the unit when you purchase it. Find your piece of equipment in the book included with the One For All, punch in the code number for that equipment, and you can immediately start using the remote. Has the original hand-held remote for some piece of equipment been lost or broken? You don't need it since the codes are already built in. Does your cable company charge some ridiculous rental fee each month for the privilege of having a hand-held remote for their box (like ours does)? Chances are very good that the IR codes for that cable box are already in the One For All, so you can legally avoid thatextrafeewithoutgettingoutofyoureasy chair.

What happens when new devices are introduced? Don't throw the One For All away. Simply take the cover off the battery compartment, plug in a three-pin serial cable, plug the other end into your IBM PC compatible, and load up the remote with a new set of devices. Universal maintains a bulletin board system with the latest copy of their database where computer users can call to download updates.

This last feature is what I find to be most exciting. For Joe Average Consumer who finds it difficult to adjust the volume on his TV, it's not likely to be of much use, and a network of dealers with PCs and the update software is being assembled so that remotes owned by such consumers can be updated. But for those with at least some technical competence and an interest in home control, it leads to some interesting possibilities. Part of the command set used to update the remote's memory allows the computer to remotely "press" the buttons on the controller. With minimal programming it's possible to control virtually every device in the house which has IR remote capabilities from a single computer. Now, not only can you turn a light on in the room when someone walks in, you can also automatically turn on the TV and select a particular channel depending on what day and what time it is without any extra fancy electronics.

The updatable memory also allows the One For All to be ready to work with CEBus. In talking with the people at Universal Electronics, the current One For All units should work just fine with the proposed IR standard I described above. Once finalized, owners will be able to call the BBS, download a database that includes the CEBus codes, and instantly update their hardware to work with the new standard. With the addition of a gateway to usher the commands from the IR domain to some other medium (probably power line at first), we can control virtually all CEBus-compatible devices by barely lifting a finger.

I've seen the One For All (and its little brother, the One For All II) available from numerous sources including local discount stores as well as the usual mail order companies oriented toward home automation, Universal Electronics also sells the X-10 IR gateway mentioned above. It allows you to use the One For All to control X-10 devices in the same way as with any X-10 controller, but without the wires. It's great fun to be able to select a television channel, adjust the volume, and dim the lights all with the same hand-held unit while sitting on the living room floor.

On a similar note, Memorex has just picked up the One For All technology to replace their line of trainable remotes, and since Memorex supplies Radio Shack with their universal remotes, we'll start to see these showing up in Radio Shacks across the country before long. (Note that the One For All III and the four-device remote available now from Radio Shack use similar technology but different guts and aren't reprogrammable, so be careful when buying one of these if updatability is important to you. When in doubt, lift the battery compartment cover and check for three holes in the printed circuit board just above the batteries. If they're not there, the unit has all its codes in ROM and can't be updated.)

2001 Pennsylvania Ave. 16	3308 South Sunkist
Washington, DC 20006 A	naheim, CA 92806
(202) 4574975 (7	14) 939-7823
Washington, DC 20006 A:	naheim, CA
(202) 4574975 (7	14) 939-7823

Ken Davidson is the managingeditorand a member of the Circuit Cellar INK engineering staff. He holds a B.S. in computer engineering and an MS. in computersciencefrom Rensselaer Polytechnic Institute.

IRS

434 Very Useful 435 Moderately Useful 436 Not Useful

### Excerpts from the Circuit Cellar BBS

The Circuit Cellar BBS 300/1200/2400 bps 24 ho&s/7 days a week (203) 871-1988 Four Incoming Lines Vernon, Connecticut

The Circuit Cellar BBS joined the '90s recently with the addition of a 9600-bps modem to one of its incoming phone lines. The number (203) 871-0549 originally had a 1200bps modem connected to alleviate some of the traffic on the modems connected to the main phone number. We just added a USRobotics Courier HST modem to that number, so users with HST modems can call in at 9600 bps. Note that neither Hayes nor V.32/V.42bis modems will work on this line and all normal time and download limits remain in place for the time being.

We'll start off this installment with a discussion involving building a solid-state answering machine (something I've always wanted to do) and will follow with a brief foray into soldering to steel.

Msg#:32581

From: AL DORMAN To: ALL USERS

How do they do it? I hear that there are answering machines out there that have no tapes in them and are operated with "speech recorder" chips that store everything in DRAM of SRAM. I have looked at the OK1 MSM6388 but at a 4-kHz sample rate it only gives four minutes of recording. And 4 kHz seems a little slow.

The TI TMS3477 samples at 16-64 kHz but will only address up to four megabytes of DRAM which gives about 32 seconds of message. TI says they are working on a TMS3478 that will work off of SRAM or EPROM but I cannot get any info about how long it "messages." Is there another company with a chip set out there that will access more memory for longer messages? I would appreciate any help in locating these chips. I need about 10 minutes of recording time.

### Msg#:32655 From: STEVE CIARCIA To: AL DORMAN

It's called ADPCM. I did an article on it a while back including a project on how to build one. It's in volume 4 of the Circuit Cellar books.

### Msg#:32661

From: AL DORMAN To: STEVE CIARCIA

Sure ADPCM... most of the chip manufacturers I have contacted use this method while a few do a straight A-to-D then D-to-A (PCM). I am looking for a chip that will address enough DRAM or SRAM to provide 3-10 minutes of speech at a 32-kHz sample rate. TI can do it with an add-on processor but a blurb on my answering machine today from NEC says they have a standalone chip that will handle the whole job. Fax to follow Monday. There is one commercial answering machine on the market but it only handles five minutes of messages. This is turning into an interesting project.

CONNEC-

TIMF

Conducted by

Ken Davidson

### Msg#:32678

From: DONALD YUNISKIS To: AL DORMAN

Unless your "speech" is something like \_music\_, the 32-kHz sampling rate is overkill. Cut it back to 8–10k and triple/quadruple your playing time!

### Msg#:32723

From: AL DORMAN To: DONALD YUNISKIS

Actually it is a music background with speech superimposed on top of it but it is being played over the phone lines. I was hoping for 32k because the customer (a musician) will find fault with the music quality before he complains about the speech.

### Msg#:32729

From: BOB PADDOCK To: AL DORMAN

Try looking a chips that use CVSD instead of ADPCM. It is simpler and you can use a lower bit rate. The Harris 55564 works well with an SPI interface, or the MX\*COM 690. The MX\*COM 790 works well on an 8-bit bus.

MX\*COM. Inc. 4800 Bethania Station Rd. Winston-Salem, NC 27105-1201 (919) 7446050 or (800) 638-5577 Fax: (919) 7445054

From the front of the data book: ASICs for Continuous Tone Signaling, Sequential Tone Signaling, Secure Speech, Voice Storage (the 790 chip I was talking about), Data Modems, Switched Capacitor Filters.  $\hfill \hfill \hf$ 

That would be a simple solution but "they" want a single black box solution to the whole problem.

They make the parts for paging companies (at the transmit end, not the end you carry around with you).

### Msg#:32819

From: DONALD YUNISKIS To: BOB PADDOCK

A word of caution though: speech digitizing tends to leave you with lots of white **noise—especially** the CVSDs-if you don't properly use the dynamic range of the coder...

### Msg#:32739

From: BURT BROWN To: AL DORMAN

I've built a couple of digital audio record/play **cards** for the IBM PC/AT and you can get pretty decent sounding music with a **20–25-kHz** sample rate. An FM broadcast radio is only about 15 **kHz** and your phone line tops out at 35004000 Hz. As was previously mentioned, anything over **8-10k** is just overkill. If the background (music) portion of the message doesn't change too often, why not put that part on tape and use ADPCM for the voice?

Msg#:32761 From: AL DORMAN To: BURT BROWN

### Msg#:33273

From: MATTHEW TAYLOR To: AL DORMAN

I'm just curious: What are you sampling? If it is voice, you will save yourself a lot of money by going to a lower sample rate (6-7 kHz).

### Msg#:33310

From: AL DORMAN To: MATTHEW TAYLOR

I need to "record" background music with a voice-a commercial. I actually found a chip (NEC 77501) that will record up to 15 minutes of speech at 32k. No special memory bank selecting necessary, the chip does it all to a row of DRAMs through an SRAM. It takes 16 MB of audio quality DRAM (\$7.50 **ea**) at 1 MB per two **4-bit** chips. At a sample rate of **8k** to 16k this chip can record up to 25 minutes of speech.

Most of us are lucky that we never have to leave the realm of gold and copper and rosin-core tin solder when making connections. The world of acid-core solder and dissimilar metals can be nasty, as the next few messages show.



### Msg#:32529

From: FRANK HENRIQUEZ To: ALL USERS

I have an ultra-thin coax cable that I have to solder to two connectors. The center conductor and shield are both made out of steel. (Why? Because steel has a good electrical conductivity compared to a low thermal conductivity-this cable is going inside a Dewar). How do I solder this stuff? I don't want to crimp the wires, and I really don't want to weld it to the connectors. I'm also worried about acid-based fluxes and solder pastes. Any ideas?

#### Msg#:32629

From: PETE KOZIAR To: FRANK HENRIQUEZ

I don't know how, but a few years ago, my father demonstrated soldering steel with ordinary solder and special flux. I don't think it was an acid flux, but I'm not sure.

Check out a well-stocked hardware (yes, hardware) store. Some of them have a rather amazing array of solders and solder-like "stuff" for various temperatures and materials.

#### Msg#:32637

From: FRANK HENRIQUEZ To: PETE KOZIAR

I ended up using an acid flux. It was a horrible, HCL-based flux, but it worked like a charm, and cleanup was fairly easy. Hopefully I won't have to do it again for a long time. Thanks

#### Msg#:32697

From: PELLERVO KASKINEN To: FRANK HENRIQUEZ

By now, you have done the job, but just for the benefit of the "general audience," here is some more about the topic.

The normal ways in industry can be found on dual fronts: the manufacturing of solder-plated sheet metal and the piece part fabrication. I do not know about the first one, but suspect a highly acidic flux. The second area relies on two processes. The first one

#### SOFTWARE and BBS AVAILABLE on DISK

#### Software on Disk

Software for the articles in this issue of Circuit Cellar INK may **be** downloaded free of charge from the Circuit Cellar BBS. For those unable to download files, they are also available on two **360K**, 5.25" IBM PC-format disks for only \$15.

Circuit Cellar BBS on Disk

Every month, hundreds of information-filled messages are **posted** on the Circuit Cellar BBS **by** people from all walks of life. For those who can't **log** on as often as theyd like, the text of the public message areas is available on disk in two-month installments. Each installment comes on three **360K**, 5.25" IBM PC-format disks and costs just \$15. The installment for this issue of INK (February/March **1991**) includes all public messages posted during November and December, **1990**.

To order either Software on Disk or Circuit Cellar BBS on Disk, send check or money order to:

Circuit Cellar INK — Software (or BBS) on Disk P.O. Box 772, Vernon, CT 06066

or use your MasterCard or Visa and call (233) 875-2199. Be sure to specify the issue number of each disk you order.

is to use ultrasonic energy in the solder bath to promote the adhesion. The second one uses an electroplate process. Once you have a thin layer of either copper or tin over the steel, then the rest can be easily done with ordinary hot dipping.

Now, about the electroplating. For hobby use, the handiest way is to get a "pen" from Hunter Tools. These pens are like ordinary (hard) tip felt-tip **pens**, with about a 0.5-inchdiameterand a metal contact at the opposite end. You apply 5 to 8 volts DC there and the other pole you hook to the part to be plated. Then you just rub the pen to your part and it starts building a layer of the plating. I have a few of these pens (copper, nickel, gold, and rhodium to be precise) and they work fine, but are expensive for more than very occasional use.

The Circuit Cellar BBS runs on a 10-MHz Micromint OEM-286 IBM PC/AT-compatible computer using the multiline version of The Bread Board System (TBBS 2.1M) and currently has four modems connected. We invite you to call and exchange ideas with other Circuit Cellar readers. It is available 24 hours a day and can be reached at (203) 871-1988. Set your modem for 8 data bits, 1 sfop bit, and either 300, 1200, or 2400 bps.

437 Very Useful

438 Moderately Useful



PROMICE emulates 8 bit ROMs from 2716-27080, or 16 bit ROMs 27C1024 or 27C2048. (Inquire about emulating other ROMs. Non-JEDEC ROMs require custom cable.) ■ Sophisticated LoadICE<sup>™</sup> Host Software downloads, uploads and edits ROM contents, supports MS-DOS, UNIX, MAC & VMS. Software sources are included. ■ Bi-directional Serial link, autobaud to 57.6KB–loads 1 Mbit in 25 secs. ■ Bi-directional Parallel port (option)-loads 1 Mbit in 4 sec. ■ Emulate up to 2 ROMs per unit, daisy-chain up to 256 ROMs from one port! ■ New! Analysis Interface<sup>™</sup> (option) implements a ROM-based UART for sophisticated debugging.



ader Service #144

IRS

STEVE'S OWN

### Steve Clarcia

### The Sophomore Slump

he telephone calls seem to all follow the **same script**: "I'm an engineer with the Incredibly Large Corp., and I've got an idea for a wunderwidget that I think will sell pretty well. I've been working on the design in my spare time. I don't want to quit my day job right now, but with the economy the way it is, I'd like to have the option of going with my own company in a couple of years.

"Can you tell me how to get started in the manufacturing end of the business?"

I can tell them about working with board and assembly houses, but that's information that they should have gotten from reading the trade magazines. Furthermore, if all they want is a computer-related hobby that (sort of) pays for itself, then they don't need any more advice from me. If, on the other hand, they really want to start a company, then they should know that they've done the easy stuff. The hardest part-the second product-is yet to come.

When you design any product, your costs can be divided into two large categories: design and production. For someone who calls me following the script above, the design part is, in their mind, free. They generally have worked on the design "on their own time" and treated it like a hobby. When they think about actually selling the product, the only costs they think about are out-of-pocket expenses. Now, there's nothing wrong with this approach for a first product, and it's the only allocation of costs that allows many small businesses to get off the ground. Since nothing is (or very few things are) truly free, this approach does have a cost attached, and the cost is inflexible pricing.

Look at it this way: When you set the price of something, you look at what it costs you to make the product, then **you** add something for a profit. If you have valued the development time at zero, then you see a rather low cost of product. Since you want to have your name known, you don't add a lot of profit, you advertise and start selling the product. Everything runs fine unless a Large Multinational Corporation comes along and asks for 20,000 units at an appropriate discount. At that moment, you realize that theonly way to give them a largediscount is to lose money. That's when you vow not to make the same mistake on your second product.

Some companies price every product like the first product I described. They don't last. Other companies

realize that they should shift some of their costs to development, looking at options that increase their development costs in order to reduce the production costs. You can see extreme examples of this in many consumer electronic products. If you take a small camcorder apart (not that I'm really recommending that you do) you'll find a lot of "expensive" technology. Most of the chips are custom or semicustom devices. The componentsare surface-mounted to the PC board. The board itself may well be flexible, forming itself to the outline of the case. In each of these examples, the engineering and setup costs were maximized so that the production cost can be minimized. Initially, the price is set rather high, but the price drops with time and sales volume increases. Why is that so important?

Let's look back at the first example. If you figure in the development costs, your cost of product, and therefore your price, will be higher, but with every sale you "pay back" some of that development cost. At a certain point, your development costs have been repaid and you have two options: accept increased profits (what a burden) or lower your price and increase your market share. Furthermore, if the Large Multinational Corporation asks for 10,000 units, you've built much more flexibility into your pricing.

Starting a company isn't easy, and there are many more things to consider than what I've talked about here. It's important, though, to know that there is more than one way to allocate your costs and set your prices. It all depends on whether you want to sell 100 or 1,000,000 of your product, and whether you can afford to pay the costs at the beginning of the product cycle. Whatever decisions you make, I hope that 1991 is a successful year for you.

Hore