## CIRCUIT CELLAR I N K

## THE COMPUTER APPLICATIONS JOURNAL

## July 1994 — Issue \#48

## COMMUNICATIONS

In-house Personal PBX
Golay Error Correction Code

The Great
Encryption Debate
Journey to the Land of Protected Mode Programming

 s our society grows more and more dependent on information as a commodity, we grow more and more dependent on our communications systems. After all, what good is information if it can't be used, sold, or shared? The much-ballyhooed "information superhighway" would be nowhere without the extensive telephone network already in place necessary to tie everything together. That the network is increasing in datahandling capability every day through the expanding use of fiber and microwave is a testament to this communications explosion.

While businesses have come to depend on an internal phone system to ease peer-to-peer communications, the convenience afforded by such a system, for the most part, hasn't made the jump to the home. In our first article, we take a look at a simple in-home PBX that uses regular telephones for performing intercom-like functions. The same project can be used as a base for future expansion to extend the capabilities to the outside world.

Next, garbled data is as good as no data at all, so any information transfer over imperfect communications lines must include some kind of error detection or correction. The Golay error detection and correction code was first theorized back in 1949, but it's finding uses in many of today's applications.

While perfect data is important, often that data must also be protected from prying eyes. Data encryption is a hot topic of debate these days, with the Federal Government getting involved in the latest round. Our third article looks at some of the current issues to give you an idea of what some of your elected officials are doing.

In our final feature article, we extend the usefulness of the popular and low-cost RS-485 network to accommodate more than 32 devices, longer cable runs, and more flexible network topologies.

In this month's columns, Ed bows to popular demand by starting a series of articles on how to do protected mode programming on the '386SX. Jeff finishes up his exoskeleton project with some support software. Tom has finally recovered from last month's journey to LA with a look at an emerging standard that promises to ease the task of wireless communication between palmtop and handheld computing devices. Finally, John continues his BIOnet coverage by writing some reusable software.


## CIRCUIT CELLAR I N N

# THE COMPUTER APPLICATIONS JOURNAL 

FOUNDER/EDITORIAL DIRECTOR Steve Ciarcia

EDITOR-IN-CHIEF Ken Davidson

TECHNICAL EDITOR
Michael Swartzendruber
ASSOCIATE EDITOR
Rob Rojas
ENGINEERING STAFF Jeff Bachiochi \& Ed Nisley

WEST COAST EDITOR Tom Cantrell

CONTRIBUTING EDITORS
John Dybowski \& Russ Reiss
NEW PRODUCTS EDITOR Haw Weiner

ART DIRECTOR
Lisa Ferry
GRAPHIC ARTIST
Joseph Quinlan
CONTRIBUTORS:
Jon Eldon
Tim McDonough
Frank Kuechmann
Pellervo Kaskinen


PUBLISHER Daniel Rodrigues

PUBLISHER'S ASSISTANT Sue Hodge

CIRCULATION COORDINATOR
Rose Mansella
CIRCULATION ASSISTANT Barbara Maleski

CIRCULATION CONSULTANT Gregory Spitzfaden

BUSINESS MANAGER Jeannette Walters

ADVERTISING COORDINATOR
Dan Gorky

CIRCUIT CELLAR INK, THE COMPUTER APPLICATIONS JOURNAL (ISSNO896-8985) is published monthly by Circuit Cellar Incorporated, 4 Park Street, Suite 20, Vernon, CT 06066 (203) 875-2751. Second class postage paid at Vernon, CT and additional offices. One-year ( 12 issues) subscription rate U.S.A. and possessions $\$ 21.95$, Canada/Mexico $\$ 31.95$, al othercountries $\$ 49.95$. All subscription orders payable in U.S. funds only, via international postal money order or check drawn on U.S. bank. Direct subscription orders and subscription related questions to The Computer Applications Journal Subscriptions, P.O. Box 7694, Riverton, NJ 08077 or call (609) 766.0409.
POSTMASTER: Please send address changes to The Computer Applications Journal, Circulation Dept., P.O. Box 7694, Riverton, NJ 06077

Cover Illustration by Bob Schuchman PRINTED IN THE UNITED STATES

## HAJAR ASSOCIATES national advertising representatives



## 1 <br> 4

The Personal PBX by Richard Newman

## 2 4

Using the Golay Error Detection and Correction Code by Hank Wallace

## $2 \int$ The Great Encryption Debate by John Iovine



Take a Bus to the Nearest Star/ The Star-485 Adds Flexibility to any RS-485 Network by Michael Swartzendruber

国 Firmware Furnace
Journey to the Protected Land: The '386SX
Takes the First Step
Ed Nisley

## 58 <br> (固 From the Bench <br> Virtual Reality Requires Real Data/ <br> Part II-A Simple Matter of Software

Ieff Bachiochi


Embedded Techniques
Add Some Code to the BIOnet
John Dybowski

Editor's INK
Ken Davidson
Information Society

Reader's INK
Letters to the Editor

New Product News edited by Harv Weiner


ConnecTime

## READER'S INK

## AVMux Clarifications

Thank you, Steve, for the plug you gave Maxim's video products in your article "Control Your Audio/ Video Connections with the AVMux" (A pril 1994). The circuits are extremely interesting and I for one am anxious to build it as are some other engineers (who are not employed by Maxim).

For completeness, I should point out a minor error in the schematic of Figure 5. I know you may have been led astray by our MAX456 data sheet, so I do place the blame on Maxim and not you. In Figure 5, the inputs should be terminated with 75 -ohm resistors since the MAX456 does not contain an input termination resistor. Additionally, the output lines may confuse some people. The $75-\mathrm{ohm}$ resistors to ground at outputs 1-8 are meant to represent the total load. If the builder's equipment contains a 75 -ohm termination, the resistor(s) should be eliminated. They were included in the data sheet schematic only to show that the 75 -ohm cable must be terminated at the load end.

A nother point is that the note under Figure 5 indicates the use of "shielded cable." There are many types of shielded cable, but in video circuits you want to use a 75 -ohm coaxial cable such as RG59/U.

For your readers' further information, Maxim has just introduced the MAX458 and MAX459 crosspoint video switches. These are $8 \times 4$ ( $8 \mathrm{in} / 4$ out) devices that contain amplifiers capable of driving a 50 -/75-ohm back terminated cable. The MAX459 is a gain-of-2 device to enable the user to achieve a total throughput gain of 1 when driving a back-terminated cable. The MAX458 gain is 1 and is particularly useful when building larger arrays.

Joe Stern
Applications Engineer
Maxim Integrated Products
Sunnyvale, Calif.

## Last Word on Program Labels

Jeff Mills's program-labeling technique ("Reader's INK," May 1994) leaves a lot to be desired. His examples may be useful for simple 20-line programs, but labels should tell me what the code is doing. For example, I prefer calling a routine labeled C R L F instead of DO_1 when it comes to putting out simple carriage return and linefeed bytes. When I look at CALL C RL F in the midst of 5000 lines of code, I have a good idea of what the code should do. CALL DO_1 tells me nothing. Also, when the

CR L F routine finishes, I'd much rather have it jump to END_CRLF thanjumpto WHILE_1.

Jon Titus
Milford, Mass.

## Sony Info, Please

I am an avid reader of Circuit Cellar INK. I also happen to be into computer graphics and use Sony camcorders supporting Control-L and their Umatics which support RS-422 ports for data communication. I am trying to make an edit controller which can be interfaced to my A miga to record my animations.

Well, the problem is that I cannot find any data on these protocols (i.e., what are the commands to which the recorders respond, their format, etc.). Locating this type of data in Pakistan is really difficult. I was hoping you could help me in this issue. My Email address is brain!786bbs.uucp!mudassir@uunet.uu.net.

## Mudassir Farhat Khan

Can anyone help out this gentleman! If you have information but no Internet Email access, send it to us and we'll be sure to forward it to him.

## Contacting Circuit Cellar

We at the Computer Applications Journal encourage communication between our readers and our staff, so have made every effort to make contacting us easy. We prefer electronic communications, but feel free to use any of the following:

Mail: Letters to the Editor may be sent to: Editor, The Computer Applications Journal, 4 Park St., Vernon, CT 06066. Phone: Direct all subscription inquiries to (609) 786-0409. Contact our editorial offices at (203) 875-2199. Fax: All faxes may be sent to (203) 872-2204. BBS: All of our editors and regular authors frequent the Circuit Cellar BBS and are available to answer questions. Call (203) 871-1988 with your modem (300-14.4k bps, 8N1). Internet: Electronic mail may also be sent to our editors and regular authors via the Internet. To determine a particular person's Internet address, use their name as it appears in the masthead or by-line, insert a period between their first and last names, and append "@circellar.com" to the end. For example, to send Internet Email to Jeff Bachiochi, address it to jeff.bachiochi@circellar.com. For more information, send Email to info@circellar.com.

## PC-LESS MICROCONTROLLER NETWORK

Cimetrics Technology has announced two additions to its 9-bit Solution line, an array of software/ hardware packages which enable designers of embedded systems to network their embedded Intel, Motorola, or Zilog microcontrollers. By linking up to 250 CPUs using each processor's built-in serial port, the 9-bit Solution microcontroller networks (or $\mu \mathrm{LANs}$ ) provide a costcompetitive, development-sensitive system for adding monitoring, diagnostics, control, or data acquisition capabilities to CPU-based products or subsystems.

The Microcontroller Master Software for Intel 80C 186 and Motorola 68HC 11 enables the system designer to create a network composed entirely of embedded microcontrollers; a PC need not be a component of the completed network. This type of "PC-less" embedded controller network is particularly well-suited to use in distributed control and data acquisition systems where polling must occur automatically and a user interface is not required. C language source code is provided for easy modification and maintainability.

The NBS-10 Device Driver for Windows NT is designed for RS-485 and RS-422 applications. This driver, which enables PCs to participate in a microcontroller network, offers programmable 5-9-bit asynchronous character format at 288,000 bps. The multitasking assets of Windows NT and the above hardware and software provide an ideal platform for the designer who wishes to analyze and process data concurrent with data acquisition.

The Microcontroller Master sells for $\$ 1500$ as standalone software and the NBS-10 device drive sells for $\$ 500$ plus $\$ 10$ per CPU. A complete 9-bit Solution Package,

consisting of the Network Software, Network Monitor software, and two NBS-10 interface cards, is available for \$1995.

Cimetrics Technology<br>120 West State St. • Ithaca, NY 14850<br>(607) 273-5715 • Fax: (607) 273-5712

## SQUARE LEDs

A way to efficiently mount contemporary-styled square LEDs in inexpensive round holes has been provided in a new style of front-panel LED indicators from Lumex. The SSI-LXH55 series fits into standard $11 / 32$ round holes, while the outside dimensions are a perfectly square $5 \times 5 \mathrm{~mm}\left(0.2^{\prime \prime} \times\right.$
 $\left.0.2^{\prime \prime}\right)$ for the lighted area and $10 \times 10 \mathrm{~mm}\left(0.4^{\prime \prime} \times 0.4^{\prime \prime}\right)$ for the surrounding black bezel.

Five color choices include blue, green, yellow, amber, and red, with bicolors available as specials. Light intensity varies from 14 to 50 mcd depending on color. Other options include 5 - and 12 -volt designs with an integral current-limiting resistor chip and a 2.5 -volt style without current protection. Terminations are $0.020^{\prime \prime}$ square, $1^{\prime \prime}$ long tin-dipped pins or 26 AWG insulated leads of any length. Prices range from $\$ 0.25$ to $\$ 0.75$ depending on model.

Lumex Opto/Components, Inc.
292 E. Hellen Rd. • Palatine, IL 60067
(708) 359-2790 • Fax: (800) 944-2790

# NEW PRODUCTNEWS 

## ANTIALIASING FILTER

A rugged, RS-232 programmable, low-pass filter unit targeted for use in front of any A/ D converter in avionics, automotive, and other industrial data acquisition systems has been introduced by Alligator Technologies. The AAF-HESP is an eight-channel board that features a 1-$50-\mathrm{kHz}$ software-selectable cutoff frequency range, DC accuracy, 0.5 degree phase matching between channel, and a five-pole Butterworth filter with a maximally flat passband and low phase lag. Capable of withstanding high vibrations and extreme temperatures, the AAF-HE8P filter is ideal for such applications as airborne instrumentation and control, on-ground vehicle or engine testing, shock and vibration measurement, ultrasonics, sonar and acoustic analysis, and robotics.

Designed to ensure data integrity, the AAF-HESP allows valid input signals to pass while removing undesired signals with frequency components above one-half the sampling rate of the A/D converter. (Aliasing is a direct result of foldover. If the
 sampling rate is set at 200 Hz , then frequency components at or higher than 100 Hz will fold over into the lower frequency spectrum and appear as aliased events that may not be distinguishable from valid sampled data. Using an antialiasing filter with sharp attenuation eliminates the need to oversample the input signal.)

The AAF-HESP filter is programmable through an RS-232 port, allowing users to control the cutoff frequency of up to 16 units with a single RS-232 link. The frequency setting of the filter remains through power on-off cycles until changed by new programming. One three-byte communications sequence is sent at standard protocol and controls the cutoff frequency for all eight channels. Complete verification of operation is returned to the host to aid in system diagnosis.

Each AAF-HESP has one 20-pin power and serial interface connector as well as two 9-pin I/ O connectors. The AAF-HESP Antialiasing Filter configured with eight filtered channels sells for $\$ 3950$. Substantial discounts are available for OEMs, system integrators, and multiple end users.

Alligator Technologies
2900 Bristol St., Ste. E-101 • Costa Mesa, CA 92626-7906 • (714) 850-9984 • Fax: (714) 850-9987

## EMBEDDED CONTROL HANDBOOK

Microchip Technology has announced the availability of its latest Embedded Control Handbook, a 982-page technical reference tool created for systems and applications designers using PIC S-bit microcontrollers, and specialty nonvolatile memory products.

The handbook included more than 50 application notes and pieces of software written for specific
embedded control applications such as "Servo Control of a DC Brush Motor," "Logic-powered Serial EEPROMs," and "LCD Controllers." Additional highlights include schematic and timing diagrams, math routines, and associated figures for comprehensive application support.

Microchip Technology, Inc. 2355 West Chandler Blvd. Chandler, AZ 85224-6199
(602) 786-7200

Fax: (602) 899-9210
\#503


## MD DATA DRIVE AND MEDIA

Sony has introdMDed DATA drive (MDM 111), a rewritable storage device based on Sony's MiniDisc personal audio technology. When combined with rewritable MD DATA media (MMD140), the format provides exceptional flexibility for data management, storage, and distribution.

The MD DATA drive and media provides 140 MB of storage on a magnetooptical disc measuring $2.5^{\prime \prime}$ in diameter. The MD DATA drive accepts rewritable, read-only, and hybrid (with both read-only and rewritable sections) media. With the
 ability to handle various types of digital information, MD DATA is ideal for applications such as personal backup, interactive software, electronic publishing, and easy transportation of large files.

In contrast to conventional magneto-optical drives, MD DATA drives rewrite discs in a single pass. Size, cost, and power consumption are thereby reduced, making MD DATA ideal for portable applications. Discs can also be rewritten with virtually no loss of data integrity.

A new universal file system allows MD DATA discs to be used interchangeably between computers with the currently most popular operating systems. Besides computer applications, MD DATA drives can also play prerecorded music titles and user-recorded audio MiniDiscs.

Sony Electronics
3300 Zanker Rd. • San Jose, CA 95134 • (800) 352-7669
\#504

## DIGITAL MAGNETOMETER

A smart magnetometer has been introduced by the Solid State Electronics Center of Honeywell. The unit has applications in compassing, attitude positioning, traffic and vehicle detection, remote vehicle monitoring (yaw/ roll/ pitch), security systems, and process control.

The magnetometer uses a microcontroller to produce a three-axis digital output device that features high sensitivity, low power consumption, ease of use, and affordability. The smart digital magnetometer has a measurement range of $\pm 2$ gauss with $\mathbf{1 \%}$ accuracy and a sensitivity level of 0.5 milligauss. The device interfaces to RS-485 for multiport bus transmission and can be easily interfaced to an RS-232 port.

The unit is based on a magnetoresistive thin film permalloy process. The on-board microcontroller handles the magnetic sensing, first-order temperature correction, and all output communications.

# NEW PRODUCT NEWS 

## SINGLE-BOARD COMPUTER

HiTech Equipment Corporation has announced a new single-board computer based on the Intel 80C188XL processor. The $\mathbf{1 8 8 S B C}$ provides 12- or 16-bit A/ D and D/ A converters, serial ports, a parallel port, opto rack interface, LCD and keyboard interfaces, real-time clock, and a PC/ 104 expansion bus.

A unique feature of the board is a Field Programmable Gate Array, available for user customization. When configured by the 80 C 188 , the gate array can take on the personality of any digital circuit the user may require for a special interface or other applicationspecific circuit. The Xilinx 3000 series FPGA socket accepts the XC3030 through XC3090 parts containing from 100 to 320 Configurable Logic Blocks for a wide range of flexibility. A breadboard area on the board allows prototyping of level converter circuits for the FPGA.

The $1885 B C$ is
 complemented by up to 512 K bytes of batterybacked, fully static RAM. Two additional sockets are provided for code, compat ible with 1 and 2 megabit EPROMs or flash memory. On-board flash programming is provided.
Two serial ports are available, each selectable as either RS-232 or RS-485. Data rates are programmable
from 50 to $38.41 \sim$ bps. The bidirectional parallel port is configured as a Centronics-compatible interface.

Other digital interfaces include a direct interface to character and graphics LCDs. The interface is compatible with the Hitachi 44780, Toshiba T6964, SMOS 1330, and other controllers. One 82 C 55 programmable peripheral interface chip provides a direct interface to optical isolation/ relay racks similar to Opto-22 and Grayhill products. LED indication of output and input states is available on all 24 control lines. A second 82C55 provides an interface to additional external I/ O such as a keyboard matrix.

The analog portion of the board consists of a 16 channel, 12-bit A/ D converter with a $25-\mu \mathrm{s}$ conversion time. A common low-pass antialiasing filter is provided and input voltage levels may be $\pm 5 \mathrm{~V}$ or $\mathrm{O}-10 \mathrm{~V}$. The converter is specified with a $\pm 1.5$ LSB accuracy, and an optional 16-bit converter is available. The D/A converter also has 12-bit resolution. A SMP-08 sample-and-hold multiplexer creates eight D/ A output channels for the converter.

Power to the system is provided by an on-board switching regulator. This regulator supplies quiet power to the analog circuits via isolated power and ground layers on the circuit board. Input to the regulator can range from 12 V to $20 \mathrm{~V} \mathrm{AC} \mathrm{or} \mathrm{DC} \mathrm{and} \mathrm{power} \mathrm{consump-}$ tion is typically 350 milliamps, fully loaded. A nonmaskable Power-Fail interrupt is provided. The 188 SBC price starts at $\$ 299$ and tops out at under $\$ 750$ for a fully loaded board.

## HiTech Equipment Corp.

9400 Activity Rd. • San Diego, CA 92126
(619) 566-I 892 • Fax: (619) 530-I 458
\#506

## FLUID-LEVEL SENSORS

A new line of metal-encapsulated fluid-level sensors for monitoring temperature has been announced by the Special Products Division of Siemens Components. Housed in a noncorroding CrNiMo steel housing, the sensors can be used in water, oil, gasoline, and detergent solutions. As such, they are ideal for chemical processing and petroleum refining applications. The fluid-level sensors are available in a choice of two temperature ranges: $-25^{\circ} \mathrm{C}$ to $+50^{\circ} \mathrm{C}$ and $+10^{\circ} \mathrm{C}$ to $+90^{\circ} \mathrm{C}$.

Siemens Components, Inc. 186 Wood Ave. South
Iselin, NJ 08830 • (908) 603-5919
\#507


# NEW PRODUCTNEWS 

## DIGITAL INTERFACE DEVICE

MillRace Software has announced a new concept that effectively locates a computer interface card in a custom hardware design. The compact design minimizes cables and increases I/ O bits up to 320 lines. A high level of I/ O control is available from any computer by means of a standard RS-232 connection.

The I/O Stack provides a computer interface with a minimum of hardware and software design. The CPU and functional boards are stacked one on top of another to provide a compact unit to be mounted inside the user's application hardware. The I/ O Stack is ideal for rapid prototyping of a design or for use in one-of-a-kind applications.


It consists of a microprocessor board and one or more (up to a maximum of 8) TTL I/ O boards. The microprocessor board is the stack controller and is interfaced to the user's computer through an RS-232 interface. Data rates from 150 bps to 19.2 kbps can be accommodated.

Each TTL I/ O board contains 5 bytes ( 40 bits) of I/ O lines. Each byte is either all input or output, so a TTL I/ O board may contain any combination of input or output byte configurations. Input or output can be at the bit, byte, or word level. Word I/ O can optionally use a 2-wire handshaking method to pace data flow.

The I/ O Stack is ready to run-there is no embedded code to write. Digital control is accomplished with a simple high-level A SCII command set. Numeric parameters can be specified in decimal, hex, octal, or binary formats. The I/ O Stack provides standard TTL interfacing; only 5-volt DC power is required. The I/ O Stack microprocessor board sells for \$495 and each TTL I/ O board, in any configuration, sells for \$295.

MillRace Software • 828 Manhattan Beach Blvd. • Manhattan Beach, CA 90266 • (310) 546-6737


PCB II \& SUPERSKETCH features:

* MOUSE DRIVEN *SUPPORTS CGA, EGA, VGA \& SVGA,
- OUTPUT TO 9 \& 24 PIN PRINTERS, HP LASERJET\& HPGL PLOTTERS . OUTPUT TO DTP PACKAGES •
* PCB II ALSO HAS GERBER OUTPUT \& VIEWING. *

THF EASIEST TO USE CAD AVAILABLE R4 SYSTEMS Inc.
1111 Davis Drive, Suite 30-332 Newmarket, Ontario L3Y7V1
(905) 898-0665
fax (60) 898-0683
ALL PRICES ARE IN US FUNDS, PLEASE INCLUDE $\mathbf{\$ 7 S / H}$
Download DEMO from BBS at (905) 898-0508 (9600/8/N/1)

\#104

## FEAT'URES

## The <br> Personal PBX

Using the Golay
Error Detection and
Correction Code

36 The Great Encryption Debate

Take a Bus to the Nearest Star

> While small-scale key system units (KSUs) are available commercially for the home, they usually have extra features and require special telephones. Instead, put your own system together for a

fraction of the cost.

## FEATURE ARTICLE

Richard Newman system in my home that would let all the devices that use a telephone line share the two I had. Looking at commercial phone systems, I found they were all too expensive and had features meant for a business environment rather than the home. I decided to build one, and the first version worked great, using five relays for every phone. The version of the project I'm presenting here came along about 10 years later and uses only one relay per phone.

The small switching system, or Personal PBX, presented here is actually the prototype of a larger system that is used commercially in the private operator service industry to provide dial tone to hotels, dorms, and institutional environments.

In this article, I will describe how to provide basic telephone service to single-line telephones (called "2500 sets," which are served by POTSPlain Old Telephone Service). The project will provide dial tone, receive DTMF [Dual Tone, MultiFrequency, often called Touch Tone) signals, ring the phones, and set up conversations between two or more sets.

I'll also leave open the possibility of adding more features, an interface to the public switched network, and an interface to a PC serial port for remote control and voice response.

## TELEPHONE BASICS

Your telephones at home connect to the telephone company's central office (CO) by way of two wires called the wire pair, with one wire called tip and the other ring. Curiously, these

names date back to the time when human switchboard operators manually connected calls with patch cords. Each cord had a jack similar to that found on today's headphone cords, and that jack had a tip and a ring.

When the phone is off-hook, the wires carry about 20 milliamps of current from the CO through the telephone set and back to the CO. Tip is closest to earth ground and ring, when measured from the telephone end, has about -48 volts DC on it.

When the phone is on-hook, no current flows. When someone calls your house, the CO places 90-130 volts AC on your wire pair in 1-3second bursts to make the ringer in your phone sound. Lifting the receiver
allows current to flow and a conversation can take place.

Because of the relatively high voltages used by the telephone network, special interfaces must be used to control the telephone lines and set up conversations between them.

The system I present here-the Personal PBX-does just that: illustrates interfaces for connecting telephone equipment to a controlling microprocessor.

## THE HARDWARE

There are six major hardware sections to the Personal PBX: CPU, power supply, subscriber line interface circuit (SLIC), ring generator, common control, and switch matrix.

## CPU

The project is based on a Signetics/ Philips 8051 microprocessor with 32K of EPROM and 8K of static battery-backed RAM (see Figure la). The EPROM contains the core code that controls the hardware, and the RAM contains the "translation" information that specifies the telephone number of each telephone set, the "class of service" that specifies what the phone can do, and the "class of restriction," which specifies where the phone can call (if it could call the real world, anyway).

Although I show interfaces for only one telephone set in the schematic, you can add as many interfaces as you like for as many phones as you


Figure 1b-The power supply is large enough to service 32 phones and all the control circuitry.
need [as long as you don't run out of I/ O space or CPU time).

## POWER SUPPLY

The power supply for the system is large enough to service 32 phones and all of the common control providing service for them (Figure lb). It consists of a transformer and rectifier that provides $24-40$ volts unfiltered DC, a filter arrangement that provides $24-40$ volts of filtered DC (called the "talk supply"), a positive 5 -volt regulator (or two) that powers all of the digital logic, and another 5 -volt regulator that powers all of the analog parts including the switch matrix and common controls. A variable floating regulator provides a virtual ground for all of the opamps and SLICs that actually sits at about 1.75 volts.

The analog portions of the system require very quiet DC supplies or the noise will be coupled into the conversation. Even though


Figure 1c-It is the responsibility of the SLIC to electrically isolate the high-voltage telephone loop from the low-voltage switching matrix,
provide a separate analog 5 -volt supply
that powers anything relating to audio, including op-amps, dial tone generators, DTMF receivers, and the virtual ground regulator.

The virtual ground is necessary because I am using a single supply for all of the audio paths between the system's subcomponents. Without a virtual ground sitting somewhere between real ground and the supply voltage, the AC waveforms would go below ground on the negative swing of the signal, causing some components to misbehave. Since all of the waveforms are referenced to the 1.75 volt virtual ground, they end up swinging from about 0.25 V to about 3.25 V .

The 24 volts filtered DC is used to provide power to all of the telephone sets, which need 2030 mA in the offhook condition. A filtered supply is required to prevent the AC line hum from being coupled into the conversation. I chose a filtering arrangement with a power resistor because it is less costly than a large inductive filter even though it dissipates lots of heat.

The unfiltered 24 V is used to power anything that is noisy, including the relays and the ring generator. When the ring generator is used, a large DC reserve from the filter cap is necessary to create a field of sufficient strength in the ring generator coil to make an AC waveform ring the bell in a telephone set.

## SUBSCRIBER LINE INTERFACE CIRCUIT

It is the responsibility of the SLIC (Figure Ic) to electrically isolate the high-voltage telephone loop that extends from the telephone equipment to the telephone set from the low-voltage and fragile switching matrix. Additional duties include indicating when the telephone is off-hook, and
switching high voltage onto the line to ring the telephone set.
mA
and may extend from several hundred to several thousand feet. It is a twowire balanced line, that is, you may not bridge the wires in the field to share a common ground between two telephone sets.

The SLIC I present here provides a nonstandard interface: the loop current may vary and the loop impedance does not reflect 600-900 ohms which is desirable in the telephone industry. However, this SLIC is inexpensive and is very workable for the Personal PBX.

The line current to the telephone set is provided by two 330 -ohm $1 / 2$-watt resistors: one to ground and the other to the 24 -volt line. These two resistors provide subscriber loop tip and ring.

Tip and ring are then bridged onto the primary of a 600 -ohm audio matching transformer through a $10-\mu \mathrm{F}$ nonpolarized capacitor to block the DC loop current. When an audio signal from an off-hook telephone set appears at tip and ring, a facsimile of it will
also appear at the secondary of the audio transformer.

One terminal of the audio transformer is connected to the analog virtual ground, so any waveform coupled to the secondary will be riding on this 1.75 volt DC carrier.

On the secondary are two sets of 1N914 diodes connected so the AC waveform never exceeds about 3 volts peak-to-peak. This provides protection after the operation of the ring relay, which may otherwise couple a highvoltage spike onto the secondary and destroy the switch matrix.

When the telephone sets user lifts the receiver, the telephone allows current to flow, which in turn turns on the optocoupler in the SLIC to inform the CPU that the phone is off-hook.

When the CPU needs to ring the telephone, it operates the associated ringing relay on the SLIC and activates the common ring generator, which generates 90 VAC at 20 Hz . After providing one ring burst, the CPU releases the ring relay, returning the telephone to the audio coupling and current detection circuitry of the SLIC.


Figure 1d-The ring generator circuit converts 24 volts to 90 VAC at 20 Hz to ring fhe telephone sets.

 Twe E chancer (TL tevel) outputs are provided for Co 128 retars wisho garde or ohner covices , expancable.
 Mespartis andrays are stoked, cal or more int. Wh peta neway canp s rety, to wh), $\$ 49.05$


ADC-16 AD CONVERIER* ( 16 channel/8 bit). $\$ 99.95$ ADC-BG AID CONVERTER* (8 channel/10 bit). $\$ 124.90$ Input voltage, amperage, pressure, energy usage, joysticks and a wide variety of other types of analog signals. RS-42n/RS-485 available (lengths to 4,000 Call for info on other A/D configurations and 12 bit converters (terminal block and cable sold separately). ADC-8E TEMPERATURE INTERFACE' (8 ch). \$ 139.95
Includes term. block \& 8 temp sensors ( $-40^{\prime}$. $146^{\prime}$ F) Includes term. block \& 8 temp. sensors ( $-40^{\prime}$ to $146^{\circ}$ F). STA-0 DIGIAL N of relays, switches, HVAC equi. $\$ 99.95$ input on/or status of relays, swiches, HVAC equipment, secunty devices, smoke detectors, and other devices. STA-8D TOUCH TONE INTERFACE'............... \$ 134.90 PS-4 PORT SELECTOR 4 functions RS
 CO-485 (RS-232 to RS-422/RS-485 converter)...... $\$ 44.95$
"EXPANDABLE...expand your interface to control and imonitor up to 512 relays, up to 576 digital inputs, up to 128 analog inputs or up to 128 temperature inputs using the PS-4, EX-16. ST-32 \& AD-16 expansion cards.

- FULL TECHNICAL SUPPORT...provided over the telephone by our staff. Technical reference $\&$ disk Basic, C and assembly are provided with each order
HIGH RELIABILITY...engineered for continuous 24 hour industrial applications with 10 years of proven performance in the energy management field.
'CONNECTS TO RS-232, RS-422 or RS-485....use with IBM and compatibles. Mac and most computers. All standard baud rates and protocols ( 50 to 19,200 baud) Use our 800 number to order FREE INFORMATION

PACKET. Technical information (614) 464.4470.
24 HOUR ORDER LINE (800) 842-7714
Visa-Mastercard-American Express-COD
International \& Domestic FAX (614) 464-9656 Use for information, technical support \& orders.
ELECTRONIC ENERGY CONTROL, INC
380 South Fifth Street, Suite 604
Columbus, Ohio 43215.5436
Columbus, Ohio 43215.5436
 Solution Packagc - $\$ 895$

Key Features:

- For J, K, S, T, B, R, E thermocouples
- 8 thermocouple channels.
expandable to 32 channels
- $0.1^{\circ} \mathrm{C}$ resolution with 12 -bit A/D
- Up to 250 samples per second
- 16 D/I and 16 D/O channels
- Powerful Windows SCADA sofiware
- Icon based, no programming required

General Purpose DAS Card ...... $\$ 295$ 8 A/D, 1 D/A, $16 / 16$ DIO, wiring kit
$\perp$ Multifunction DAS Card
\$395 $16 \mathrm{~A} / \mathrm{D}, 2 \mathrm{D} / \mathrm{A}, 32 \mathrm{DIO}$, counter

- High Performance DAS Card . $\$ 595$ 100 KHz , programmable gain
」 24 Ch Digital I/O Card....
- 24 Ch Digital Input winterrupt ... $\$ 180$
$\lrcorner 32$ Ch Digital I/O Card . $\$ 170$
- 32 Ch Digital Input w/Interrupt
$\perp 144$ Ch Digital I/O Card
\$295
- 8 Relay \& 8 Digital Input Card ... $\$ 210$

」 High Speed Data Streaming Pkg. \$595 100 KHz data streaming to disk
$\square$ PC Strip Chart Recorder Pkg. 16 Channel recording at 15 KHz

- Remote DA\&C Starter Kit
. $\$ 695$

RS-485 based, up to 4000 teet

## FREE!

232-page Solution Guide for quality minded, budget conscious Engineers
1-800-800-6889


750 East Arques Ave., Sunnyvale, CA 94086 Tel: (408) 245-6678 FAX: (408) 245-8268

## RING GENERATOR

The ring generator (Figure Id) is simply a small inverter that is used to step up the 24 -volt DC unfiltered supply to 90 volts AC with a frequency that is controlled by the CPU. The frequency is normally 20 Hz to ring the telephone sets, however some telephone sets have message waiting lights that respond to a $40-$ or $80-\mathrm{Hz}$ signal without ringing the bell, so the computer has the option of generating these alternate frequencies.

The ring generator circuit also has a loop current detector so if the computer is ringing the telephone set and the user picks up the receiver during a ring, the computer is notified to immediately stop the ring and connect the party to the caller. This "in-cycle" answer of a telephone is called ring trip.

## COMMON CONTROL

The system's common control (Figure le) includes two dial tone generators and DTMF receivers that can be connected to any of the telephone sets through the switch matrix under the CPU's control whenever a telephone set demands service.

The dial tone generator chip is available from only one source: Teltone. Requiring just a $3.579-\mathrm{MHz}$ crystal to operate, it generates all the industry-standard call progress tones including dial tone, ringback, busy, reorder, several intercept tones, a DTMF "\#" (but no other DTMF signals), and others. Its downside is it's pricey, single sourced, and is not directly CPU bus compatible. If you care to, you may replace this device with a dedicated dial-tone circuit consisting of a few op-amps generating a $400-\mathrm{Hz}$ sine wave and gate that into the point where the Teltone generator would have gone.

The dial tone generators are buffered through an op-amp and then coupled to the matrix through a $10-\mu \mathrm{F}$ nonpolarized capacitor. The input to the DTMF receiver is connected to a rail in the switch matrix along with the output of the dial tone generator.

The SSI20C90 DTMF receiver also has call progress detection and a builtin DTMF generator. This device is
very similar to the SSI202CP which has been used in several projects in the Computer Applications Journal. Requiring only a $3.579-\mathrm{MHz}$ color burst crystal to operate and a single 5volt supply, it is directly compatible with the CPU bus, but requires a separate I/ O port to sense the "digit valid" and "call progress" bits. In some applications, these might instead go to the CPU interrupt structure.

The dial tone generator/DTMF receiver combinations are assigned on an as-needed basis. Once used, they are disconnected and may be used by another party. A conversation in progress between two telephone sets does not need a generator/ receiver. Only two persons may be dialing at any given time, but there can be up to eight separate conversations happening at once.

## SWITCH MATRIX

The switch matrix is responsible for getting the analog signal from one place to another (Figure 1f). The device used in the Personal PBX project has 96 analog switches in an array of $12 \times$ 8. Called the M093, it is available from a variety of manufacturers including Mitel and SGS-Thompson. The MO93 is powered from the 5 -volt analog supply and will pass signals from any input to any output in either direction with only 75 ohms of resistance through any one crosspoint.

The switch matrix is controlled by the microprocessor and has all of the telephone sets connected to a different $X$ rail in the device. The $Y$ rails in the device are the speech paths and may be daisy-chained to multiple switch matrix chips to form a larger switch platform. To connect two telephones together, you close the $X$ rail of the telephone sets on the same $Y$ rail and the sets are then electrically connected in a conversation (see Figure 2).

One oddity of the MO93 device is that in addressing the $X$ side of the crosspoints, it skips addresses 6 and 7. As a result, when referring to X0, you use address 0 , but when referring to X6, you use address 8. This oddity is handled by the low-level library routines and is transparent when writing software for the switch.


Figure 1e-The system's common control includes two dial tone generators and DTMF receivers that can be connected to any of the telephone sets.
phone, then sets up the phone to be serviced by other routines.
f_exdm(): The dialing monitor. Everything having to do with dialing and call setup is handled here.
f_exsm( ):The extension signaling monitor. Ringing the telephone sets is this routine's job.
f_excm( ):The conversation monitor. During the call, this routine is in control, but its biggest job is cleanup when the call is finished.

The main procedure contains the startup code. When the system is

In this project, I will use only one MO93 for now. Each of the rails X0-X7 connects to the SLICs 1-8, respectively. X8 and X9 are connected to dial tone generator/ DTMF receiver combinations. X10 is connected to a speech playback device for recorded announcements, and XI 1 is left available for experimentation.

## RECORDEDANNOUNCEMENT

An optional extra feature I haven't mentioned up to this point is a recorded announcement. In the fullblown commercial version of this switch, I use this feature to prompt the caller for a calling card number and keep them informed of the progress of the call. I selected the easy-to-use (though currently impossible to get) DAST device manufactured by Integrated Storage Devices.

The ISD2590 features 90 seconds of record/ playback that, when accessed sequentially, requires only five control lines and two status lines. One nice feature of using the sequential message queuing mode is that very little CPU overhead is required to keep track of what this device is doing, so we can take our time in setting up
the message to be played without unexpected results.

There is only one DAST in the system, but like all the other common peripherals here, it is assigned to the call only when it's being used and then is released to service other callers.

## THE SOFTWARE

The code that controls the Personal PBX is a large state machine that has been broken down into smaller C functions. The major functions include:
f_exhm( ): The hook switch monitor. Waits for a user to lift a


Figure 1i-The switch matrix is responsible for getting the analog signal from one place to another.
powered up or the processor is reset, the startup code immediately turns off the ringing generator coils, resets all relays to the off state, and clears the state machine variables to a known state.

When the dispatcher detects that it is time for a phone to get a share of the CPU time, it sets a global variable called ext_check that equals the port being serviced and is also the index to the arrays that hold the state the telephone set is in.

Each phone in the system has memory variables in an array assigned to it. If there are eight phones in the system, then the array contains eight elements. The arrays ext_ process [x], ext_substate [ $x$ ], and all others beginning with ex $t_{-}$are permanently assigned to the port. Normally the ex t_ variables are indexed with a global variable called di spatch-process. When port 3, for example, has a share of the CPU time, di spat ch__ process equals3.

There are other variables that are also arrays, but they are not permanently assigned to any one phone. Instead, they are assigned to a phone when that phone goes off-hook and they stay assigned during the
entire call. These are called call control blocks and are sets of arrays indicated by cc b_ before their name (e.g., cc b digits[x],ccb_acp [ $x$ ], etc.). Call control blocks are assigned to the phones by a port variable called ext_status[]. If CCB 1 is assigned to port 3,then ext_status[3] will equal 1.

Because each phone has a different index to the same set of variables, this state machine could be said to be servicing different contexts each time it is dispatched. Each context has very different concurrently executing functions. One phone might be dialing while another is ringing, but they are being serviced by the same software. You can expand the number of ports being serviced by making the array that holds the common variables larger.

## SYSTEM OPERATION

The software attempts to emulate a central office, so it is transparent to a user dialing from a telephone connected to it. It might be helpful to follow a call through the state machine.

First, the source and destination telephone ports are idle. They are both executing state 0 , which is looking at the current detector and waiting for it to detect off-hook.

When the person on port 0 picks up thephone, HookMonitor first locates a free call control block that will be used to store information about the call in progress. If HookMbni tor cannot find a free call control block, it simply does nothing and falls through to the end of the code block. The dispatcher then goes on to service all the other phones in the system. When it gets back around to port 0 again, it starts the same process of looking for a call control block. Ideally, it will always find a free call control block. In the worst case, it would find one when someone else hangs up and their block is freed.

Next, HookMbni tor clears the port's ext_route[] variable. This


Figure 2-The switch matrix has allthe telephone sets connected to fhe $X$ rails while the $Y$ rails are connected to speech paths.
predetermined period of time, a reorder tone [fast busy) is sent to the port. When the reorder tone is sent, the same timer is loaded with a finite amount of time again. When it expires a second time, all of the resources assigned to the call are freed, including the call control block and speech path. There is now a phone off-hook, but no hardware assigned to it, so a lockout condition, or
allows any process to see that the call has yet to go somewhere.

Thefinalsteps HookMbni tor takes are to locate a free dial tone sender, DTMF receiver, and speech path for the conversation to take place on. Once all of the above is done, the user hears dial tone from the earpiece of his telephone set. HookMbni tor now sets the extension state variable ext_process[] to33, which is the entrystateof DialingMonitor.

DialingMonitor decrementsthe extension timer, which gives the user a finite amount of time to dial the first digit. If nothing is dialed within this
state 36 , is assigned to it. This state does nothing more than wait for the phone to go on-hook, which will start the off-hook monitor all over again.

When DialingMonitor does detect a digit, it is stored in the cc $b_{-}$ digit. s area and the routing tables are searched for a match. In my example, let's say the user dials a 4 first. After the 4 button is pressed and released, Dial i ngMoni tor will store the digit and then call search(), which will look in a single-digit table. In this case, s e a r ch () won't find a match for the 4 because there is nothing in the singledigit table to find. When the user then

dials a 3 as the second digit, se arch() will now look in a double-digit table, and will find a match for the 4 as the first digit and the 3 as the second digit. When this match is found, search () will update ext_route [ ] to be the action stored with the found digits. In our case, the action is to send the call to another port on the system.

When Dial ingMonitor sees that the time for a digit to be dialed has expired, it will look to see if a route has been chosen and, if so, whether it is a call to another port on this system.

There is a reason I wait for the interdigit time to expire rather than just place the call as soon as I find a match. One of the original system design goals was to make this small system work transparently to its users, but still provide all of the features of a private branch exchange. In order to do this, I wanted to allow extension numbers to be able to conflict with local exchange numbers. For example, you might have a local telephone number like 423-5555 and at the same time support extension number 42. When the software sees that the dialed digits match 42, it selects the route to the other extension. If the user keeps dialing, the call would be sent to the local exchange via a trunk rather than to extension 42.

Since a decision has now been made where to send the call, Di a 1 i ngMoni tor now looks to the extension variables for the selected destination extension. Since the process state of the destination extension is 0 , we know the destination is idle and can change its state without interrupting a call. Changing its state to 66 , which is the extension signaling monitor, we also change the station's ex t_s tat us [ ] variable to be the same as our own, which points to the call control block number we were assigned along with dial tone. Next, we change the state of our calling phone to be 37, which provides the caller with ringback tone.

Now the destination is ringing and the caller is listening to ringback. When the destination answers, the extension signaling monitor debounces the line by letting it sit for a moment without any ringing current on it. Then it connects the SLIC to the audio

## Universal Device Programmer

PAL
GAL
EPROM
EEPROM FLASH
MICRO
87C5 1
PIC
93646
XC1 736
PSD 3xx
5ns PALs


Free software updates on BBS Powerful menu driven software

## 400 MHz Logic Analyzer

up to 128 Channels up to 400 MHz up to 16K Samples/Channel Variable Threshold Levels 8 External Clocks 16 Level Triggering Pattern Generator Option
 \$799 - LA12100 (100 MHz, 24 Ch$)$ \$1299 - LA32200 (200 MHz, 32 Ch ) \$1899 - LA32400 ( $400 \mathrm{MHz}, 32 \mathrm{Ch}$ ) $\$ 2750$ - LA64400 ( $400 \mathrm{MHz}, 64 \mathrm{Ch}$ )

Price is Conplete Pods and Software i ncl uded

## $200 \mathrm{MSa} / \mathrm{s}$ DIGITAL OSCILLOSCOPE


\$1799 With Pods \& Software

- 200 MSa /s sampling Rate
- 2 Analog Channels (2 ch. Digital Oscilloscope)
- 8 Digital Channels (8 ch. Logic Analyzer)
- 125 MHz Single Shot Bandwidth
- up to 128K Samples/Channel Call (201) 808-8990
Link Instruments
369 Passaic Ave, Suite 100, Fairfield, NJ 07004 fax: 808-8786
path found in ext_status[] and changes the state to the conversation monitor, which is state 98.

Meanwhile, the calling station is still hearing ringback. While doing that, DialingMonitor is looking at the destination station's data, waiting for the state to be 98. When it sees that state, it knows the called party has answered. It then releases all the common controls, freeing them for others to use, and connects the calling extension to the same audio path. Finally, the calling station's state is also changed to 98.

At this point, we have a conversation and are both in state 98. The only thing the system has to do is wait for either caller to go on-hook and complete the call. When that happens, each station's state changes back to 0 to ready the ports for another call.

## THE SERIAL PORT

A serial port is provided for doing "OA\&M" (Operations Administration and Maintenance). The code provided has modest requirements for adminis-
tration. To change extension numbers, you must recompile the code.

Typing " $N$ " from the serial port will load the RAM with the default extension numbers 40-45. It also loads an end-of-dialing digit so you can dial a "\#" as the last digit and the call will be placed immediately rather than wait for the interdigit timer to expire.

## THE FUTURE

This system demonstrates basic telephone switching. The hardware could be used with most any computer controlling it. The software is very basic since, right now, it only supports internal extension calling.

We can expand this project to include external calling to the telephone company so our calls can reach the real world. To do so will require another interface between the switch matrix and the central office line pair.

The serial port is also awfully lonely. It could be attached to a PC to use the Personal PBX as a front end for voice response and remote control in a home. Stay tuned.

Richard Newman lives in Dallas, Texas where he is an independent engineer designing equipment for the telephone industry. He may be reached at (214) 522-8935.

## SOURCE

A printed circuit board is available from the author. Contact him at (214) 522-8935 for more information.

## SOFTWARE

Software for this article is available from the Circuit Cellar BBS and on Software On Disk for this issue. Please see the end of "ConnecTime" in this issue for downloading and ordering information.

## IR S

401 Very Useful
402 Moderately Useful 403 Not Useful

## C COMPILER FOR PIC CONTROLLERS

- Integrated software development environment including an editor with interactive error detection/correction.
- Access to all hardware features from C.
- Includes libraries for RS232 serial I/O and precision delays.
- Efficient function invocation mechanism allowing call trees deeper than the hardware stack.
- Special built-in features such as bit variables optimized to take advantage of unique hardware capabilities.
- Interrupt and $\mathrm{A} / \mathrm{D}$ built-in functions for the C 71.
- Easy to use high level constructs:

```
#include <PIC16C56.h>
#use Delay (Clock=20000000)
#use RS232(Baud=9600,Xmit=pin_1,RCV=pin_2)
main 0 {
    printf("press any key to begin\n");
    getc():
    printf("11 khz signal activated\n");
    while (TRUE) I
        output high(pin_8);
        delay us (500)
        output low(pin_8);
        delay_us(500):
    }
}
```

C5x compiler $\quad \$ 99$ (all $5 x$ chips)
C-mid compiler $\$ 99$ ('64, '71, '84 chips)
Pre-paid shipping $\$ 5$
COD shipping $\$ 10$

CCS, PO Box 11191, Milwaukee WI 53211 414-781-2794 x30

## BCC52

BASIC -52
Computer/Controller
The BCC52 controller continues to be Micromint's best selling single-board computer. Its cost-effective architecture needs only a power supply and terminal to become a complete development system or singleboard solution in an end-use system. The BCC52 is programmable in BASIC-52, (a fast, full floating point interpreted BASIC), or assembly language.

The BCC52 contains five RAM/ROM sockets, an "intelligent" 27641128 EPROM
 programmer, three 8 -bit parallel ports, an auto-baud rate detect serial console port, a serial printer port, and much more.

## Processor

- 80 C52 8 -bit CMOS processor w/BASIC-52
- Three 16 -bit countertimers
- Sixinterrupts
- Much more!


## Memory

- 48K RAMROM. expandable
- Five on-board memory sockets -Either 8 K or 16 K EPROM

Input/Output
*Console RS232 -autobaud detect

- Lineprinter RS-232
- Three 8 -bit parallel ports
- EXPANDABLE1
- Compatible with 12 BCC expansion boards

To Order Call 1-800-635-3355
Tel: (203) 871.6170
Fax: (203) 872-2204

BCC52
BCC52C
BCC521 $\quad-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ Cindustrial temperature version
BCC 5 2CX Low-power CMOS. expanded BCC52 w/32K RAM CALL FOR OEM PRICING

MICROMINT, INC. 4 Park Street, Vernon, CT 06066 inEurope: (44) 0285-658122 • in Canada. (514)336-9426 • in Ausifralia: (3) 467.7194 Distributor Inquiries Welcome!

## FEATURE ARTICLE

Hank Wallace

## Using the Golay Error Detection and Correction Code

> People often forget the work done long before the microprocessor when developing algorithms.
> The discoveries made by Marcel J.E. Golay in 1949 are well-suited for some of today's communications systems. really like what you see in the movies: smoky mirrors, crystal balls, and evil mathematicians. If your vision of error correction is something to be avoided, I

Presented here is a related coding technique by which errors cannot only be detected, but removed from received data without retransmissions. This code bears the name of its discoverer: Marcel J. E. Golay. The earliest reference to his work I found is a note he published in a 1949 technical journal [1]. Then, there was much activity in information coding techniques spurred by Claude Shannon's 1948 landmark work The Mathematical Theory Of Communication. The codes that Golay discovered can enhance the reliability of communication on a noisy data link.

Before we proceed, a note of caution. The theory of error detection and correction is deep (but not necessarily dark), as you can verify from any of the references cited. This article is intended only to give a brief overview of one of the many codes available. We will not dwell on messy mathematical details or terse comparisons of error correction techniques. If your system design calls for error correction methods, the C program fragments here may help you evaluate the Golay code. Just keep in mind that this is not a theoretically thorough treatment of this almost bottomless, fascinating subject.

We should get a couple of simple definitions out of the way to make what follows easier to digest.

Weight: The count of bits which are ones in a binary word. For example, the weight of the byte 01011011 is five since it contains five ones. would like to put it in a better light and help you change that image.

Most engineers are familiar with basic methods to verify the integrity of data transmitted over noisy communications channels. Simple checksums and cyclic redundancy checks (CRCs) are the most popular.


Figure 1-The Golay codeword structure is derived from modulo-2 division, similar to the CRC.


Figure 2-Golay [23,12] codeword distribution on the number line spaced with respect to the Hamming distance

Hamming Distance: The number of bits which differ between two binary numbers. If $A$ and $B$ are binary numbers, the distance is weight(A XOR B). For example, the Hamming distance between bytes 4Ah and 68 h is weight(4Ah XOR 6Fh $)=$ weight $(22 \mathrm{~h})=$ 2 bits.

Forward Error Correction: A technique which can correct errors at the receiver without relying on retransmissions of data.

## NUTS AND BOLTS

Let's jump right in and examine the structure of the binary Golay code. A codew ord is formed by taking 12 information bits and appending 11 check bits which are derived from a modulo-2 division, as with the CRC. See Figure 1. We will examine the modulo-2 division process later. The common notation for this structure is Golay[23,12], indicating that the code has 23 total bits, 12 information bits, and $23-12=11$ check bits. Since each codeword is 23 bits long, there are $2^{23}$, or $8,388,608$, possible binary values. However, since each of the 12 -bit information fields has only one corresponding set of 11 check bits, there are only $2^{12}$, or 4096 , valid Golay codewords. You can think of the codewords as being distributed along a number line. See Figure 2.

The Golay codewords are not really spread evenly as you count along the number line, say every few ticks. Rather, they are spaced with regard to the Hamming distance between them. It turns out that each Golay codeword has seven or more bits differing from every other. Mathematicians say that the code has a minimum distance, $\mathbf{d}$, of


Figure 3-Simplified illustration of Golay [23,12] error correction for three valid codewords.
error-detection-only properties per 24bit extended Golay codeword:
$100 \%$ of 1 - to 6 -bit errors detected, any pattern
$100 \%$ of odd bit errors detected, any pattern
99.988\% of other errors detected

Using the error correction facilities of the code, these are the data reliability rates:

100\% of 1- to 3-bit errors corrected, any pattern
$100 \%$ of 4 -bit errors detected, any pattern
$100 \%$ of odd numbers of bit errors detected, any pattern
$0.24 \%$ of other errors corrected (1/4096)

The parity bit of the extended Golay $[24,12]$ code augments its errorcorrective properties, allowing all combinations of 4 -bit errors to be detected, but not corrected.

Error correction is obviously no panacea and does carry a penalty. Let me explain why. When a codeword is being corrected, the correction algorithm looks for the closest matching codeword. For example, say codeword E86555h is transmitted (data=555h, checkbits=E86h), but four bit errors occur, corrupting the codeword to E86476h. When we feed this codeword into the correction function, it returns 68 E 4 E 6 h as the closest matching codeword, not E86555h. The receiver can use the parity bit to detect this error, but it cannot detect a higher even number of errors. This illustrates the fact that every correction algorithm has a bit-error-rate (BER) limit, beyond which it cannot compensate. Fortunately, you may enable the correction facilities of the given Golay C routines according to your needs.

Figure 3 illustrates what is happening during codeword correction. We see three valid Golay codewords: A, B, and C. The X-axis represents

Hamming distance between these codewords. The Y-axis represents the number of bit errors incurred as you move away from a valid codeword. Picture the correction algorithm as taking the input codeword, say at point $B^{\prime}$, and sliding down the slope to the nearest correct codeword. If $\mathrm{B}^{\prime}$ is a corrupted version of codeword $B$, we're in luck. If $B^{\prime}$ is a very corrupted version of $A$, the correction algorithm lies to us and returns $B$ as the corrected codeword. You can see that the minimum distance, $d$, of the code controls the amount of corruption that can be tolerated. This is a simplified explanation, of course. In reality, this diagram is multidimensional and each Golay codeword has many error-laden companions to keep it company in the abstract boredom of $n$-space.

Now for some mathematical curiosities. Among error correction


Figure 4-Calculation of Golay checkbits using modulo-2 division.
codes, there is a class known as perfect codes. Briefly, perfect codes are defined as those where each of the invalid codewords shown on the number line in Figure 2, when pumped through the correction process, will be transformed into a valid codeword. There are no orphan uncorrectable information vectors. Included as perfect codes are the Hamming codes, a one-bit correc-
tion scheme, and the binary and ternary Golay codes. The Golay codes are the only nontrivial multiple-error-correcting perfect codes that exist [3]. The perfect quality of the Golay code makes it an object of beautyintheeyesof mathematicians, especially when this property is expressed in terms of the optimum packing of spheres into a region of space [4]. This perfection also makes the Golay code useful in the hands of communications engineers.
The Golay codeword has some very interesting properties:
*Cyclic Invariance. If you take a 23-bit Golay codeword and cyclically shift it by any number of bits, the result is also a valid Golay codeword.

- Inversion. If you take a 23-bit Golay codeword and invert it, the result is also a valid Golay codeword.


Take some of the bytes out of your bloated code! Call Franklin Software, the first and last word in quality for your 8051 and $80 \mathrm{C1} 66$ software projects!
F. FRANKLIN

Call for your free Release VI Evaluation Kit! tel: (408) 296-8051 fax: (408) 296-8061


Listing I--The Golay [23,12] codeword encoder returns a long integer with fhe format [checkbits(11), data(12)].
\#define POLY $0 \times A E 3 / \star$ or use the ot her pol ynomial, $0 \times C 75$ */
unsi gned I ong golay(urisigned I ong Cw)

```
int i;
unsi gned l ong c;
cw &= Oxfffl;
C = CW: /* save ori gi nal codeword */
for (i=1; i<=12; i++){ /* exami ne each data bit */
    if (CW & 1) /* test data bit */
            CW ^= POLY; /* XOR pol ynomial */
        cw >>= 1; /* shift i ntermedi ate resul t */
return((cW<<12) | c); /* assembl e codeword */
```

*Minimum Hamming Distance. The distance between any two Golay [23,12] codewords is always seven or more bits. The distance between any two Golay $[24,12]$ codewords is always eight or more bits.
*Error Correction. The correction algorithm can detect and correct up to three bit errors per codeword.

## WHAT'S THE USE?

The Golay code is obviously not able to encode a large amount of data in one codeword. Twelve bits is the maximum allowed. So what is its use? Well, one advantage to error correction is the elimination of communications retries which can bog down a noisy
channel. In some cases, the overhead associated with a resend request is much greater than the length of a data packet. For example, to send a data packet on a half-duplex or simplex radio system, the microprocessor must turn on the transmitter and wait for it to come up to full power, typically 100 ms . The originating station must incur the same pretransmit delay when resending its data. Even if all goes well, there is 200 ms of wasted time involved in a resend request. At 1200 bits per second, 200 ms represents 240 bits of data, a reasonable message length in some systems. And if the radio channel is busy with other traffic, the delays can be longer. The

Listing 2-The parity bit generator checks the overall parity of codeword cw . If parity is even, a 0 is returned; otherwise, a 1 is returned.
int parity(unsigned I ong cw)
unsi gned char $p$;
/* XOR the bytes of $t$ he codeword */
$p=*$ (unsi gned char*) \& cw;
$p^{\wedge}=*(($ unsi gned char*) $\& C W+1)$;
$p^{\wedge}=*(($ unsi gned char*) $\& C W+2)$;
$/ \star$ XOR the hal ves of the inter medi ate resul t */
$p=p \wedge(p \gg 4) ;$
$p=p \wedge(p \gg 2) ;$
$p=p \wedge(p \gg 1) ;$
/* return the parity result */
return(p \& 1);

80 C 552
It's a high integration, 8051 with: 8 ch. 10 bit A/D 2 PWM outputs Cap/cmp registers 16 I/O lines RS-232 port Watchdog
W'e've made the 552SBC by adding:
2-RS-232/485 multi-drop ports
24 more I/O Real-time Clock EEPROM 3-RAM\& I-ROM
Battery Backup Power Regulation Power Fail Int. Expansion Bus
Start with the Development Board - all the peripherals, power supply, manual and a debug monitor for only $\$ 349$. Download your code and debug it right on this SBC. Then use the $\$ 149$ and up OEM boards for production. or have us make a custom board for you. Call now for a brochure!

## 188SBC

Use Turbo or MS 'C' Intel 80C188XL
Two 1 meg Flash/ ROM sockets
Four battery backed, 1 meg RAM
16 channel, 12 or 16 bit A/D 8 channel, 12 bit D/A
2 RS-232/485 serial, 1 parallel
24 bits of opto rack compatible I/O 20 bits of digital I/0 Real-time clock Interrupt and DMA controller 8 bit, PC/104 expansion ISA bus Power on the quet, 4 layer board is provided by a switcher with watchdog and power fall interrupt circuitry.

## It's got "E I E //O"

The 188SBC ${ }_{\text {is }}$ also available with Extended Interface Emulation of I/O a Xilinx Field Programmable Gate Array and a breadboard area. You can now define and design nearly any extra Interface you need. 188SBC prices start at \$299. Call right now for a brochure!

## $\$ 1498032$ ICE <br> Still A vailable! 8031 SBC as low as $\$ 49$

Call for your custom product needs. Quick Response.

\#112

Golay code can reduce the number of retransmission events by allowing the receiving end to correct some errors in the received data, decreasing the probability that the channel will get overloaded.

In other situations, there may be no resend request possible (e.g., with a one-way infrared or ultrasonic data link). The Golay code allows such systems to increase the probability of one-way, error-free reception.

Some communica-
tions channels are more prone than others to burst errors, where many consecutive data bits are corrupted. The Golay code alone is not able to correct bursts of errors over three bits long in a single codeword. However, when augmented with a technique called bit interleaving, the Golay code's small, modular format allows the correction of large burst errors, as we will see. The unmodified Golay code really shines in applications prone to random bit errors though, and it tolerates a disgusting (3 bit errors)/ ( 24 bits per codeword) $=12.5 \%$ bit error rate without data retransmissions.

Of course, a disadvantage of the extended Golay code is that you must transmit as many check bits as data bits. Maybe you are asking, why not just send the data twice, without check bits? The answer is that no error correction is possible in such a system. How would you know which of two different messages, if not both, were corrupt? The Golay code allows error correction in exchange for the datadoubling price.

## IMPLEMENTATION-ENCODING

The Golay code is encoded just like the CRC, using modulo-2 division. However, there are only 12 information bits per codeword, so you must break your data down into 12-bit chunks and encode each as one codeword. The characteristic polynomials for the Golay code are:


Figure 5-The syndrome is the remainder left after the codeword is divided by the generaing pol ynomial, modulo-2. fthe Gol aycodewordis valid, the syndrone is zero
(least-significant bit first) and perform the division in Figure 4.

We only care about the bit-reversed remainder from the division, $11010000110=686 \mathrm{~h}$, so do not even write down the quotient. Putting the codeword together for transmission, we get 686555h. A parity bit could be added to the codeword to make an extended Golay code. Of course, you can mishmash the bits around in any order for transmission, just as long as they are

> 1. $X^{11}+X^{9}+X^{7}+X^{6}+X^{5}+X+1$ coefficients AE3h.
> 2. $X^{11}+X^{10}+X^{6}+X^{5}+X^{4}+X^{2}+1$ coefficients $C 75 h$.

Yes, there are two. You only need to use one of them because they both have the same properties as mentioned above, though they generate differing checkbits. Pull out your favorite buffalo nickel and choose a polynomial! We will use the coefficients of the $X$ terms of the first polynomial, AE3h. (N ote that AE3h is the bitreversed version of C75h. There is a greater power at work here.)

An example worked out by hand illustrates the modulo-2 division process. Remember that in modulo-2 division, we XOR instead of subtract. The data we wish to encode is 555 h . To generate the 11 check bits, append 11 zeros onto the bit-reversed data
reassembled correctly before doing the decoding.

The encoding algorithm is shown in Listing 1. Long integers are used to conveniently store one codeword. The routine par i ty () adds the parity bit to complete the extended codeword. It is shown in Listing 2. You can see reference 3 for matrix methods which encode a Golay [24,12] codeword directly without an explicit parity routine.

## IMPLEMENTATIONDETECTING ERRORS

Detection of errors in a codeword is easy. First, we use the overall parity bit to check for odd numbers of errors, possibly failing the codeword on that basis. If parity is correct, we compute the 23-bit syndrome of the codeword and check for zero. The syndrome is the remainder left after the codeword

```
Listing 3-A Golay [23,12] codeword syndrome generator. A table of infermediate results could also be
used to speed the process.
unsi gned I ong syndrome(unsigned I ong cw)
{
    int i:
    cw &= 0x7fffffl;
    for (i=1:i<=12; i++) \/* examine each data bit */
        if (CW & 1) /* test data bit */
            cw ^= POLY; /* XOR pol ynomial */
        cw >>= 1; /* shift internedi ate result */
    return(cW<<12); /* val ue pairs with upper bits of cw */
```



```
/* Rotate 23-bit codeword cw left by n bits. */
```

$\{$
int i;
if $(n!=0)\{$
for $\quad(j=1 ; i<=n ; j++)\{$
if ((cW \& 0x4000001) $!=0)$
$\mathrm{cW}=(\mathrm{CW} \ll 1) \mid 1 ;$
el se
cw くく= 1;
$\}$
$\}$
return(cw \& 0x7fffffl);
\}
unsi gned I ong rotate_right(unsigned long cw, int n)
/* Rot ate 23-bit codeword cw right by n bits. */
1
int i;
if $(n!=0)$
for (i=1; $i<=n ; i++$ )
if ((cw \& 1) !=0)
$c W=(c W \gg 1) \mid 0 \times 4000001$;
el se
$\mid w \gg=1$;
1
!
return(CW \& 0x7fffffl);
$\}$
unsi gned I ong correct(unsigned Iong cw, int *errs)
/* Correct Golay [23,12] codeword cw, returning the corrected codeword. This function will produce the corrected codeword for three or fewer errors. It will produce some other valid Golay codeword for four or more errors, possibly not the intended one. *errs is set to the number of bit errors corrected. */

## ADAC

American Data Acquisition Corporation 70 Tower Office Park, Woburn, MA 01801 Phone: (800) 648-6589 Fax: (617) 938-6553
Call, fax, or mail for your free copy today.
is divided by the generating polynomial, modulo-2. If the codeword is a valid Golay codeword, the syndrome is zero, otherwise it will be nonzero. Figure 5 shows a sample calculation using the previously constructed codeword, 686555 h , bit reversed for the division process.

The routine in Listing 3 does the same sort of calculation. You could use a table of intermediate results to speed the process. These routines are all you need to implement a Golay error detection scheme. As above, you can detect up to six bit errors per codeword and, with the parity bit, all odd numbers of errors.

## IMPLEMENTATIONCORRECTING ERRORS

Cue the smoke and mirrors; error correction is not so trivial. It relies on the cyclic invariant properties of Golay codewords in a scheme called systematic search decoding [2]. There are other methods of Golay error correction listed in the references, though I have found this one easy to implement in software. This is a "nearest neighbor decoder," because it determines which Golay codeword is closest in terms of Hamming distance.

Here is a sketch of the systematic search algorithm.

1. Compute the syndrome of the codeword. If zero, no errors exist so go to step 5. If a trial bit has been toggled, go to step 2 a , else go to 2 .
2. If the syndrome has a weight of three or less, the syndrome matches the error pattern bit-for-bit and can be used to XOR the errors out of the codeword; if so, remove the errors and go to step 5, otherwise proceed to step 3.

2a. If the syndrome has a weight of one or two, the syndrome matches the error pattern bit-for-bit and can be used to XOR the errors out of the codeword; if so, remove the errors and go to step 5, else proceed.
3. Toggle a trial bit in the codeword in an effort to eliminate one bit error. Restore any previously toggled trial bit. If all 23 bits have been toggled and tried once, go to step 4; else go to step 2 a .

## Listing 4-continued

```
    unsi gned char w , /* current syndrome limit wei ght, 2 or 3 */
    unsi gned long mask: /* mask for bit flipping */
    int i,j; /* index */
    unsi gned I ong s, /* cal cul at ed syndrome */
    cusaver: /* saves initial val ue of cw */
    cwsaver \(=\mathrm{cw}, \quad / *\) save */
    *errs = 0;
    \(\mathrm{w}=3\); \(\quad / *\) initial syndrome wei ght threshold */
        =-1: \(\quad / *-1=\) no trial bit flipping on first pass \(* /\)
    nask = 1 :
    wh le (j< 23) \{ /* flip each trial bit */
        f (j ! = - \()\) /* toggle a trial bi t */
        if (j>0) /* restore last tria \({ }^{1}\) bit */
            \(\mathrm{CW}=\mathrm{c}\) wsaver ^ mask:
            mask += mask: /* point to next bit */
        cw = cusaver ^ mask; /* flip next trial bit */
        w = 2; \(\quad / \star\) l ower the threshold whi le bit diddling */
    s = syndrome(cw); /* look for er nors */
    if (s) /* errors exist */
        for ( \(i=0\); i<23: \(i++\) )
            /* check syndrome of each cyclic shift */
            if ( *errs-weight(s)) <= w)
                /* syndrome matches error pattern */
                \(c w=c w \wedge s: \quad / *\) remove errors */
                \(C W=\) rotate_right(cw,i); /* unrotate data */
                return(s=cw);
            1
            el se \{
                cw = rotate-I eft cw,1); /* next pattern */
                        \(s=\) syndrome (cw) /* calc new syndrome */
        j++; /* toggle next trial bit */
        el se
        return(cw): /* return corrected codeword */
    return(cwsaver); /* return original if no corrections */
\}/* correct */
```

4. Rotate the codeword cyclically left by one bit. Go to step 1.
5. Rotate the codeword right to its original position, if needed.

The idea is to fiddle with the codeword until the syndrome has a weight of three or less, in which case we can XOR the syndrome with the codeword to negate the errors. However, if a trial bit has been toggled, we might have introduced an error (making a total of four), so the threshold for XORing the errors away in step

2a must be reduced by one for safety, to two or less.

We are relying on the perfect nature of the Golay code for a terminating condition of the search algorithm. Normally, we would test in step 4 to see if all 23 codeword shifts had already been tried, but since the Golay code is perfect, we know that each 23 -bit value maps to exactly one correct Golay codeword and the algorithm will terminate. However, since programmers are not perfect, I test to guard against infinite loops.

Listing 5-Golay [24,12] codeword decoder. This function decodes codeword *cw in one of two modes. If correct mode is nonzero, error correction is attempted, with *errs set to the number of bits corrected, and returning 0 if no errors exist or 1 if parity errors exist. If correct_mode is zero, error detection is performed on ${ }^{*}$ ©w, returning 0 if no errors exist, 1 if an overall parity error exists, and 2 if a codeword error exi st s.

```
int decode(int correct_mode, int *errs, unsi gned I ong *cw)
{
    unsi gned long parity-bit;
    if (correct mode){ /* correct errors */
        parity-bit = * CW & 0x8000001; /* save parity bit */
        *cW &= -0x8000001; /* remmve parity bit for correction */
        *cw=correct(*cw, errs); /* correct up to three bits */
        *CW|=parity_bit; /* restore parity bit */
        /* check for 4 bit errors */
        if (parity(*cw)) /* odd parity is an error */
        ret urn(l);
        return(0); /* no errors */
l
    el se |/* detect errors onl y */
    *errs=0;
    if (parity(*CW)){/* odd parity is an error */
        *errs=1;
        ret urn(l);
    }
    if (syndrome(*CW))(
        *errs==
        return(2);
    }
    el se
        return(0); /* no errors */
}
}/* decode */
```

Original codewords

\section*{| 111111111111111111111111 | 000000000000000000000000 |
| :--- | :--- |}

Interl eaved codewords

```
101010101010101010101010
```

After six bit bursterror

| 101010101001010110101010 | 010101010101010101010101 |
| :--- | :--- |



6 bit-errors
After de-interleave


Figure 6-Bit interleaving can be used in the presence of burst errors to extend the effectiveness of the Golay method.

The rotations and trial-bit bookkeeping make for a nontrivial-looking routine for Golay error correction, correct (), shown in Listing 4 with its support routines. These routines are written for simplicity. You can tighten them up for optimum performance on your favorite scream machine.

The correct.()function returns the nearest matching Golay codeword. Note that this may not be the codeword you expect if there are more than three bit errors because the received, corrupted codeword may be closer, in terms of Hamming distance, to a different Golay codeword.

Listing 5 shows decode( ), a function that handles either detecting or correcting errors in Golay [24,12] codewords, returning the corrected codeword and error detection status upon exit.

The parity bit in the extended Golay code is used as a final check on the integrity of the corrected codeword. If the received codeword has the right parity, the codeword is accepted, otherwise it is rejected. The overall parity bit is used to trap the occurrence of odd numbers of errors and four-bit-error-laden codewords. That the overall parity bit traps four-bit errors is explained by the fact that the correction algorithm introduces three additional bit changes to get to the nearest codeword, which is seven bits distant from the original, noncorrupt codeword. So, the four-bit errors, plus three additional changed bits, make seven bit changes total.

Note that toggling any bit(s) in a codeword an odd number of times will change the codeword's parity, allowing the overall parity check to trap four-bit errors, but only after correction has been attempted. If one of the four errors is in the parity bit, the 23-bit codeword will be corrected properly, but must be trashed because the total parity is wrong and the receiver will not know exactly which bits were corrupted. For the interested few, this will occur in $[\mathrm{C}(24,4)-\mathrm{C}(23,4)] / \mathrm{C}(24,4)$ $=(10626-8855) / 10626=1 / 6$ of cases of four-bit errors, where $C(n, r)$ is the number of combinations of $n$ things taken $r$ at a time.

## BACK TO THE REALITY

In practice, I have used the Golay code on radio channels and telephone lines and have found it to be robust. Practically, one cannot rely on the error correction facilities alone if there is a two-way communication link. Rather, I use the Golay code to reduce the incidence of message resends. Messages are always checked for framing errors and other problems which are specific to the information transmitted and the message context.

A frailty of the Golay code is its inability to detect large bursts of bit errors. However, a technique called bit interleaving can remedy the situation. Assume we have a block of 48 bits to transmit-two codewords. An error of four consecutive bits will corrupt a Golay data packet and elicit a retransmission. However, if we transmit the 48 bits not in two sequential Golay codewords, but in a scrambled order, burst errors will be distributed over both codewords when the bits are unscrambled. See Figure 6.

The two resulting codewords in Figure 6 are correctable, whereas a sixbit burst error in the original data would not have been. In general, the more data you interleave, the longer the burst of errors the message can withstand. The correctable burst size, in bits, is three times the number of codewords interleaved. The penalty is the reception delay incurred between the first and last bit of any one codeword. Using this method, it is theoretically possible to extend the 3 / $24=12.5 \%$ burst error correction capability of the Golay $[23,12]$ code to arbitrarily long blocks of data. Imagine sending a 100-codeword, 2400-bit message and correcting a burst error of 300 consecutive bits! Unfortunately, interleaving data in this fashion is


Figure 7-Golay checkbiit generator and example for polynomial $x^{11}+x^{9}+x^{7}+x^{6}+x^{5}+x+1$. Modulo-2 division example is shown in figure 5.
correction process: The number of errors corrected in each codeword. This is valuable information about the BER on the communications channel, useful for judging its quality. Say you have a data system running over the telephone network in a remote area and these lines are not the best quality, degrading some with the weather. This is not a contrived example. Some Mom and Pop telcos run with twine and tin cans. It would be nice to optimize the data rate based on the current condition of the lines. Counting corrected bit errors is one way to do this. As the error rate (corrected bits / total
not fun or memory efficient, but that's life.

You may have noticed that the codewords used in the above examples are 000000h and FFFFFFh. These are valid Golay codewords. This alerts us to a possible communications failure mode: the stuck bit. If the hardware were to fail in midmessage, it could emit a default 1 or 0 , depending on its configuration and the data format. This could be disastrous if undetected because the dead circuit would be interpreted as sending consecutive, valid Golay codewords. But happily, we can modify the Golay checkbits slightly, as is often done when using CRCs, by inverting one or more of them before transmission, and reinverting the same bits before decoding at the receiver. This way, O00000h and FFFFFFh are not valid Golay codewords, and the chances of a stuck data line mimicking good data are greatly reduced. In fact, it is al ways good practice to structure your communications protocol so that a continuous 0 or 1 block of data cannot be misconstrued as valid information.

By the way, do not ignore the information that spins off of the
bits) passes a critical value, the data rate can be cut, with the cooperation of transmitter and receiver, of course. When the sun comes out, the data rate can be increased as the BER goes down to acceptable levels. (Note that this technique has a BER measurement ceiling of $12.5 \%$ because every corrupt codeword will have at most three correctable errors.)

I am sure some readers are hardware types, wondering if the Golay code can be easily implemented in hardware. One manufacturer I know of makes a Golay encoder/ decoder in IC form: Space Research Technology (Houston, Tex., [713] 782-2244). This device is amenable to serial data streams of Golay encoded data. They also publish some application notes mathematically detailing the advantages of bit interleaving and the Golay code in general.

The references for this article describe various circuits suitable to the task of decoding-I mean suitable as a function of your personal Boolean logic overload level. The circuits are not trivial by any means, though the relatively small number of 4096 Golay codewords suggests that ROM-based


Figure 8-Golay checkbit generator and example for polynomial $x^{14}+x^{10}+x^{6}+x^{5}+x^{4}+x^{2}+1$.
decoders may be economical. However, the shift register implementations of the two Golay checkbit generators are simple, and are shown in Figures 7 and 8 . As before, either circuit produces valid Golay checkbits. Also shown is a sample calculation for
each. The final register value in Figure 7 is 11010000110 , which we reverse and compare with the result of Figure 4, finding agreement. This circuit is equivalent to that calculation with input data of 555 h . The final register value of Figure 8 is 10011110100,

Embedded PC/XT Controller witt Intelligent Power Management


- PC/XT compatibility with 286 emulation
- 14 MHz , 16-bit C\&T F8680 CPU
- +5 V only; 1.6 W at $14.3 \mathrm{MHz}, 1 \mathrm{~W}$ at 7.2 MHz
- Intelligent sleep modes, 0.1 W in Suspend
- ROM-DOS and RTD enhanced BIOS
- Compatible with MS-DOS \& real-time operating systems
- 1 M bootable solid state disk \& free software
- $4 K$-bit configuration EEPROM ( 2 K for user)
- 2M on-board DRAM
- IDE \& floppy interfaces
- CGA CRT/LCD controller
- Two RS-232 ports, one RS-485 port
- Parallel, XT keyboard \& speaker ports
- Optional X-Y keypad scanning/PCMCIA interface
- Watchdog timer \& real-time clock

Expand This Or Any PC/104 System with the
CM1 06 Super VGA Controller utilityModule ${ }^{\text {TM }}$

- Mono/color STN \& TFT flat panel support
- Simultaneous CRT \& LCD operation
- Resolution to $1024 \times 768$ pixels
- Displays up to 256 colors
(\$3951
Speed Product Development with the
SK-CM1 06-X Starter Kit
Your kit includes the CMF8680 cpuModule, CM106 SVGA controller, CM102 keypad scannina/PCMCIA utilityModule. CMF8680 cable-kit \& VGA monitor cable for just \$1295.
Additional PC/104 compliant modules from RTD:
■CM104 1.8" hard drive carrier utilityModule
- 12-\&14-bit analog I/O modules
- 12-bit, 4-20 mA analog output modules
- opto-22 \& digital I/O modules

For more information on our PC/104 and ISA bus products, call today.


## Real Time D evices USA

200 Innovation Blvd. . P.O. Box 906
State College, PA 16804 USA
(814) 234-8087 / Fax: (814) 234-5218

RTD Europa. RTD Scandinavia
Zeal Time Devices is a founder of the PC/104Consortium
which agrees with the accompanying modulo-2 division remainder, when reversed. Also notice that, like the two polynomials, the shift register circuits are mirror images of each other, suggesting that some more gating could make one bidirectional shift register encode either polynomial.

## CONCLUSION

Of course, there are other errorcorrecting codes, but it is generally agreed in the literature that they are more difficult to correct than the

Golay code, though the Hamming codes are easier. In general, the more capable the code, the more processor power it takes to decode. The Golay code could be used in even the smallest microcontrollers, such as the PIC series and 68HC05.

As a parting imperative, do your homework before choosing this or any other error detection/ correction code. There are some important ideas that I did not discuss here, such as coding gain. This is an expression of the improvement in performance of the

> Listing 6-Golay [23,12] codeword test routine. This function tests the Golay routines for detection and correction of various patterns of error limit bit errors. The error-mask cycles over all possible values, and error-limit selects the maximum number of induced errors.

voi d golay_test(void)
unsi gned I ong
error-mask, /* bitwise mask for inducing errors */
trashed_codeword. $1^{*}$ the codeword for trial correction */
vi rgin-codeword; /* the ori gi nal codeword without errors */
unsi gned char
pass $=1$, $/ \star$ assume test passes $\star /$
error_limit=3; $/ \star$ sel ect number of induced bit errors here */
int
error-count; /* recei ves number of errors corrected */
virgin_codeword=golay $(0 \times 555) ; / *$ make a test codeword */
if (parity(virgin_codeword))
virgin_codeword^$=0 \times 8000001$;
for (error_mask $=0$; error_mask<0x8000001; error_mask++)\{
/* filter the mask for the sel ected number of bit errors */
if (weight(error_mask)<= error-limit) ; /*you can make this faster! */ trashed_codeword=virgi n_codeword $\wedge$ error-mask; /* induce bit errors */ decode(1, \&error_count, \&trashed_codeword); $/ \star$ try to correct bit errors */ if (trashed_codeword $\wedge$ virgi n-codeword) \{ printf("Unable to correct $\%$ error mask induced $=0 \times \% 1 \times \backslash n "$, weight(error_mask), error-mask) ; pass $=0$; if (kbhit()) $\quad / \star$ look for user input */ if (getch ()$=27)$ return; $\quad / \star$ escape exits */ /* other key prints stat us */ printf("Current test count $=\% \mathrm{~d}$ of $\% 1 \mathrm{~d} \backslash \mathrm{n} "$, error-mask, 0×8000007);
printf("Golay test \%s! \n", pass ? "PASSED" : "FAI LED");
coded channel over the uncoded channel. Each code has a different coding gain for various channel noise conditions. You can also examine the references for matrix methods of encoding and decoding the Golay and other codes.

Finally, let me recommend the routinegolay_tes t () in Listing 6 . It does tests to verify the operation of your encoding and decoding routines by letting you induce a selectable number of errors in a test codeword on which correction is attempted. Always test your versions of these routines thoroughly before deploying; it is easy to slip up on a loop index and get a data-dependent error detector or corrector, which is certain to ruin a couple of nights' sleep.

Hank Wallace is the owner of Atlantic Quality Design Inc., an embedded systems hardware and software design firm located in Rural Hall, N.C. He may be reached at (910) 377-2843 or hwallace@cybernetics.com.

## REFERENCES

1. Golay, Marcel J.E., "Notes on Digital Coding," Proceedings of the IRE, Vol. 37, June 1949, pp. 657.
2. Lin, Shu, An Introduction to Error Correcting Codes.
Englewood Cliffs, N.J., PrenticeHall, 1970, pp. 101-106.
3. MacWilliams, Sloane, The Theory of Error Correcting Codes. Amsterdam, North Holland Publishing Co., 1977, pp. 64-65, 482, 634-635.
4. Pless, Vera, Introduction to the Theory of Error Correcting Codes. John Wiley \& Sons, 1982, pp. 1-13.
5. Shannon, C.E., "A Mathematical Theory of Communication," Bell System Technical Journal, Vol. 27, July 1948, pp. 379-423; October 1948, pp. 623-656.

## IR S

404 Very Useful
405 Moderately Useful
406 Not Useful

## The Great Encryption Debate

# FEATURE ARTICLE <br> John Iovine 

 ryptology is a science of enciphering and deciphering messages and information. The word conjures up images of espionage, spies, hostile government action, and top secret information. We don't usually associate this word with privacy-your pri-vacy-but it is this facet of cryptology that is being argued today in our courts and among government agencies.

## ENCRYPTED PRIVACY?

The arena where electronic bits of information are transmitted through data conduits is loosely termed "cyberspace." Currently, in cyberspace there's no guarantee of privacy. Transmitted messages may be intercepted and read indiscriminately. This possible invasion of privacy is not just limited to Email on your local BBS or on Internet. Our national telephone network, which handles voice and fax as well as computer telecommunication, is vulnerable. Additional data conduits like cable television systems and satellite feeds are becoming more commonplace all across the country. These newer networks are vulnerable to interception as well.

To better grasp the threat, imagine a company that routinely transmits bids or promotional information to field agents through one of these networks. The company can be put at a severe disadvantage if a competitor gains access to this information.

The dark side of our information age is that technically skilled crookssometimes romantically referred to as phreakers and crackers-can create havoc in your life. For a while, crack-
ers were making national news by breaking into secured government databases.

Intercepting various unprotected data communications makes most people easy targets for others to gain access to confidential material. Anyone who has been electronically mugged has very little sympathy for these criminals. By stealing credit card numbers, they are capable of making purchases, charging telephone calls to your phone number, reading your Email, and listening to cellular phone conversations.

The problem is growing. Our national data network increases in size and complexity daily. It is changing and defining the methods by which people communicate, information is transferred, and business is conducted. It is therefore becoming increasingly important to secure the privacy of the networks and reduce their vulnerability to interception.

Business has been less than responsive to this threat. For instance, credit card companies justify their exorbitant $+19 \%$ interest rates because they are needed to compensate for the tremendous amount of credit card (read "electronic") fraud and thievery. These companies should be doing much more to prevent electronic fraud instead of just passing the cost on to honest consumers in the way of high interest rates.

Rep. Edward J. Markey (D-Mass), the chairman of the House Telecommunication and Finance Subcommittee, had this to say about privacy: "Whether it's a cellular phone conversation, computer data, a fax transmission, a satellite feed, cable programming, or other electronic services, encryption is the key to protecting privacy and security." He stated further that "developing a national policy for encryption and its uses is therefore a process of fundamental importance for the future of our national networks and our competitive position internationally."

## ENTER THE CYPHERPUNKS

That's cypher, not cyber. Let's not confuse these similar sounding monikers. The cypherpunks want to

Listing I-One of the simplest forms of encryption is substitution. This piece of code prints out the 26 possible substitution alphabets.

```
10 DI M plaintxt \(\$(26)\)
20 FOR i \(=0\) TO 25
30 plaintxt \((\mathrm{i})=\operatorname{CHR} \$(65+i)\)
40 NEXT i
50 FOR j \(=0\) TO 25
60 FOR i \(=0\) TO 25
70 PRINT plaintxt\$((i+j) MOD 26);
80 NEXT i
90 PRI NT
99 NEXT j
```

see widespread public use of cryptotechnology. They see the individual's privacy protected through cryptography. However, they face powerful governmental and political obstacles.

The end of the cold war hasn't eliminated the need for cryptography and secret codes used by our government. But it should have alleviated some of the regulations concerning private use of cryptotechnology. The government still classifies cryptotechnology with hard military weapons such as tanks. The U.S. government agency in charge of cryptotechnology is the National Security Agency (NSA). The cypherpunks see the NSA as trying to keep its monopoly on cryptotechnology intact.

One of the most outspoken and visible members of the cypherpunks is John Gillmore. Mr. Gillmore has this to say on the subject:
*Government investment leads to government control.
*Government control is detrimental to the development of the media.
*Government seized the control of radio and television in their infancy. Since then the media has never had full first amendment rights or protection.

- Encryption technology is the key for people and companies to maintain their privacy over the networks. The government should cease its involvement.

John has fought legal battles with the NSA on a few fronts. So far he has been victorious.

## BATTLE LINES

The lines are drawn. On one side you have the cypherpunks who feel that good public cryptographic tech-

```
Listing 2-Going one step beyond Listing 1, fhis code first asks for a key letter, then generates a cipher
alphabet initiated by the key letter.
5CLS
10 DI M PLAINTXT$(26), CIPHERTEXT$(26)
15 FOR I = 0 TO 25
    PLAINTXT$(I)=CHR$(65+I)
        NEXT I
        PRI NT "Enter capi tal l etter to code: ";
        I NPUT K$
        FOR N = 0 TO 25
            IFPLAINTXT$(N) = K$ THEN 60: REM code
            NEXT N
            CLS: PRI NT "Error 1":END
60 REM code:
6 5 ~ F O R ~ J ~ = ~ 0 ~ T O ~ 2 5 ~
70 CIPHERTEXT$(J) = PLAINTXT$((J+N) MDD 26)
75 NEXT J
80 PRI NT: PRI NT: PRI NT "This is the ci pher al phabet:"
85 PRI NT
90 FOR I = 0 TO 25: PRI NT CIPHERTXT $(I);: NEXT
95 END
```

nology safeguards our privacy. The NSA feels this is compromising our national security.

The government has threatened private cryptographers with jail. John Gillmore was threatened by the NSA stating that he was on the verge of violating the Espionage Act. A conviction would have sent him to jail for 10 years.

How can the government threaten private citizens? Easily: as stated previously, the government classifies cryptographic tools with military tanks and bomber planes.

## THE WASHINGTON CONNECTION

The Administration wants America to encrypt its information to protect it from unauthorized access. The encryption scheme, contained in the government-sponsored Clipper chip, includes voice as well as data information sent over communication lines. A major catch in this plan is that only the government-approved encryption is allowed in any device used by the government or in government projects. Other encryption methods continue to be legal for domestic use, but only in nongovernment applications.

The second catch is the potential for a trap door in the encryption chip's program that would allow law enforcement agencies to decipher any encrypted data. Therefore, this method of encryption doesn't alleviate concerns that the government could abuse its ability to tap into the privacy of the citizenship.

Of course, organized crime would use its own crytotechnology, anyway. So a trap door would only be effective for spying on small incidental crooks and private citizens.

The encryption algorithm touted by the Administration is contained in an integrated circuit. This chip, designed by Mykotronx in Torrance, Calif. and manufactured by VLSI in San Jose, Calif., is nicknamed "Clipper." It is a $12-\mathrm{M}$ bps encryption coprocessor. The OEM cost of the chip is $\$ 26$ when purchased in large quantities, which trickles down to an increase of $\$ 100$ in the street price of any electronic equipment (com-
puter, phone, fax] that contains the chip.

## SOFTWARE VS. HARDWARE

There are less expensive encryption chips on the market than the Clipper. Usually anyone interested in encryption takes a software approach. It may be a little slower than hardware, but the recurring cost is much less. Speed only becomes a critical consideration when it's necessary to secure fast communication such as video or voice communication.

## RECENT EVENTS

On February 4, 1994, the U.S. Government officially endorsed the Clipper chip and directed the Commerce Department's National Institute of Standards and Technology (NIST) and the Treasury Department to hold in escrow the keys used to unlock the Clipper codes. It also establishes new procedures for exporting products using Clipper to most countries.

The government has formed an interagency group whose job it is to develop encryption technologies that could serve as alternatives to Clipper.

The Clipper endorsement contains three flaws according to a policy paper released in January 1994 by the Institute of Electrical and Electronic Engineers: a classified algorithm, the key-escrow system, and an encryption standard developed for public use without public scrutiny.

The Clipper chip has developed many industrial and congressional opponents. So far, Novell, AT\&T, Citicorp, Computer Associates, Hughes Aircraft, Motorola, and other major corporations openly oppose the Clipper encryption standard. The failure of recent administrations lies in the fact that they did not seek greater industry participation before proposing the Clipper chip. Further, they ignored protests from industry and Congress.

## THE BIG BROTHER ISSUE

The Clipper chip can provide government agencies with unprecedented wire tapping ability.

Ideally, the Clipper chip encrypts (scrambles) communication to everyone except the intended recipient. The

Listing 3-Adding a bit more to the program in Listing 2, this program includes lower case and will encrypt a single line of text.

```
5 CLS
DIM P1TXT\$(26), C1TXT\$(26),P2TXT\$(26),C2TXT\$(26)
FOR I = 0 TO 25
        P1TXT\$ \((\mathrm{I})=\operatorname{CHR} \$(65+\mathrm{I}):\) P2TXT\$(I) \(=\operatorname{CHR} \$(97+\mathrm{I})\)
    NEXT I
    PRINT "Enter letter key code: ":
    INPUT K\$
    FOR \(N=0\) TO 25
    IF P1TXT\$(N) \(=K \$\) THEN 65: REM code
    IF P2TXT\$(N) \(=K \$\) THEN 65: REM code
    CLS: PRINT "Error 1": END
    REM code:
    FOR J \(=0\) TO 25
        C1TXT\$(J) \(=\) P1TXT\$((J+N) MOD 26)
        C2TXT\$(J) \(=\) P2TXT\$( (J+N) MOD 26)
    NEXT J
    PRINT: PRINT: PRINT "This is the ci pher al phabet:"
    PRI NT
    FOR I = 0 TO 25: PRI NT C1TXT\$(I) ;: NEXT
    PRI NT
    FOR I = 0 TO 25: PRINT C2TXT\$(I) : : NEXT
    PRINT: PRINT "Enter a one-line message to encode ": PRINT
    INPUT TEXT\$
    MEN \(=\operatorname{LEN}(T E X T \$)\)
    FOR I = J TO MEN
        FOR J \(=0\) TO 25
            IF MID\$(TEXT\$,I.1) = P1TXT\$(J) THEN GOTO 155
            IF MID\$(TEXT\$,I,1) = P2TXT\$(J) THEN GOTO 165
        NEXT J
        MID \(\$\) TEXT\$,I,1) \(=\) CITXT\$(J
        GOTO 170
        MID \(\$\) TEXT \(\$, I, 1)=\) C2TXT\$(J
    NEXT I
    PRINT: PRINT "The enci phered message is:": PRINT PRINT
    PRINT EXT\$
    END
```

key code to unscramble communication is held by two separate government agencies. The government has the option of using a joining key code to unscramble communications with court-approved legal authorization.

However, there is a strong possibility that a trap door exists in the Clipper chip that would allow agencies unauthorized tapping. The government wouldn't allow the algorithm used in the Clipper, called "SkipJack," to be studied publicly, so no one knows for sure.

When the Administration endorsed the Clipper as a Federal Data Processing Standard on February 4, it was backed up with an immediate order for 50,000 Clipper chips. Meanwhile, a forced export embargo keeps all other encryption schemes expensive. U.S. manufacturers must "dumb down" their data encryption programs
by keeping the key lengths to 40 bits or fewer for legal export. The Clipper uses an 80-bit code.

## ENCRYPTION BASICS

The following is a list of some of the basic terms that are used in encryption. Plaintext is the original unaltered message or file. Ciphertext is the encrypted message or file. An encryption algorithm is the function that maps plaintext into ciphertext. Keys are used to determine mapping. Keyspace describes the size of the key; it determines the number of all possible keys. For instance, an S-bit key has a keyspace of 256 ( 256 possible values), where a 16 -bit key has a keyspace of 65,536 . Keys are usually alphanumeric.

There are three main types of ciphers: substitution, transposition, and product. Substitution ciphers
substitute each character in the plaintext with another, determined by the key. Transposition ciphers rearrange the characters in plaintext, again, determined by the key. Product ciphers combine the substitution and transposition algorithms.

A substitution cipher simply substitutes each plaintext character with another character determined by the key. For instance, we could easily displace the alphabet by one character to generate a simple substitution. For example, ABC.. .XYZ could become BCD.. .YZA, and the phrase "HELLO WORLD" would become "IFMMP XPSME." Substitution ciphers are also called Caesar ciphers, because Julius Caesar used this simple method of encoding messages.

The BA SIC program in Listing 1 prints out the 26 possible substitution al phabets this system is capable of generating. Naturally, with a maximum of only 26 letter combinations, this system isn't very secure.

The program in Listing 2 is a little more sophisticated. It asks for a letter key code, then produces one cipher al phabet initiated by the key letter. Finally, the program in Listing 3 adds lower-case characters to the second program and allows the user to enter a one-line message for encryption.

The transposition cipher system rearranges the characters in plaintext. A simple system rearranges every two characters, so "ab" becomes "ba." With this kind of cipher, "HELLO WORLD" becomes "EHLLW ORODL."

## GENERATING MORE COMPLEX CIPHER SYSTEMS

Blaise de Vigenere, a French cryptographer in the sixteenth century, complicated the simple Caesar code. He proposed that the key be used to change the plaintext in a periodic manner. When a message is encoded by this method, you change a plaintext letter for each successive letter in the key, always running through the same sequence of key letters. A simple example should clear any confusion.

Suppose the name "John" was selected for the key code. This corresponds to the number sequence 9,14 ,

7, 13. To encode a message using this key sequence, divide the letters of the plaintext message into groups of four. This corresponds to the four letters used in the key. To each letter group, add 9 to the number value of the first letter of each group, 14 to the second letter, 7 to the third letter, and 13 to the fourth letter. The example below illustrates the Vigenere code:

> Key Code: JohnJohnJohnJohn Plaintext message: helloworld Ciphertext message: qssy xlvf m

As you can see, the coding algorithms are becoming more complex. Even this code pales to the more sophisticated programs available.

## THE DEBATE CONTINUES

I've only scratched the surface in the great encryption debate. There are a number of on-line newsletters carried on the Circuit Cellar BBS that follow the issue closely (Computer Underground Digest [CuD] and Electronic Frontier Foundation [EFF]).

If you are interested in following along, check them out.

So what do you think? Write and let menkwo (pun intended).

John Iovine is a free-lance writer living in Staten Island, N.Y. He has published numerous books on electronicsand science-related topics. He may be reached at 75425.673@compuserve. corn.

## CONTACT

For those who wish to pursue data encryption, Images Company offers an encryption program titled Cipher 1.0 for \$9.95. Images Company, P.O. Box 140742, Staten Island, NY 10314, (718) 698-8305. New York residents must add the appropriate sales tax. Add $\$ 5.00$ postage and handling to all orders.

## IRS

407 Very Useful
408 Moderately Useful
409 Not Useful


# Take a Bus to the 

 Nearest Star
## The Star-485 Adds Flexibility to any RS-485 Network

Michael Swartzendruber

 Its simple method for connecting new nodes to the network is another reason the standard is so widely adopted.

This article presents some different options that can be applied to RS-485 networks to more effectively manage its topology. One of these devices is an in-line signal regenerator for RS-485 networks. The second is a simple low-cost bridge/ repeater for RS485 networks. And the third is an RS. 485 hub that can be used to create a star network out of an RS-485 network. All of the prototypes for these devices are shown in Photo 1.

## TWO WIRES ARE BETTER THAN ONE

The increasing application of controllers for factory, building, automobile, and home automation means more controllers are sprinkled across any typical installation. It is a natural progression-from a systems standpoint-to connect these controllers together forming a centrally managed (or monitored) distributed control system.

A distributed control system implies data and/ or command trans-
missions between nodes. This creates an instant demand for reliable data transmissions between nodes. Since nodes may be distributed over large distances, and because they probably exist in electrically hostile environments, the method of signal transmission between nodes must be reliable and robust if the system is going to perform meaningful work.

Several factors contribute to the reliability of copper-wire data links. Restricting the discussion to properties of the physical layer (ignoring error detecting and correcting protocols) allows the focus to remain on maximizing the immunity of the physical layer to environmentally generated electrical interference.

Of the interconnection methods that could be considered (single wire, double wire, ribbon cable, twisted pair, shielded twisted pair, coaxial, fiber optic), unshielded twisted-pair connections present a good compromise. First, the impedance of the connection is controlled and uniform over the length of the cable. This reduces problems of signal aberrations that appear when a signal is subjected to cable impedance discontinuities. In addition, the induced noise on the signal from the environment is reduced by mutual coupling between the signal-carrying wires since they lie in the same signal plane over the length of the cable. Shielded twisted pairs, fiber optics, and coaxial cable can provide additional noise margins, but the additional cost of the cable preparation and the higher cost of hardware offsets their advantage.

A powerful way to enhance the strengths of twisted pair cabling is to propagate balanced signals (i.e., differential signals). The advantage of this transmission method is increased noise immunity due to the common mode rejection characteristics of differential receivers. Any steady state or sporadic noise induced onto the cables from the environment will affect each conductor to an equal degree (since they are in the same noise plane], and will be rejected as common mode noise by the receivers.

As the strengths of differential signaling systems began to become an


Figure I--The Star-485 is a simple switching arrangement to extend RS-485 networks and isolate portions of the net. Semiconductor enthusiasts can subsfifufe silicon-based switches to rep/ace the relays if desired.
accepted solution for data transmission, the industry recognized the need for a standard. EIA standard RS-422-A defines a differential system that supports a single driver and up to ten receivers on the "bus." This specification defines the maximum end-to-end distance of the cable as 4000 feet and also defines the performance parameters of receivers and transmitters.

The EIA RS-422-A standard was improved with the RS-485 standard in 1983. This standard allows up to 32 receivers/ transceivers to reside on a single bus. Since there can be multiple driver/ receiver pairs present on the bus, the devices must be designed to handle that situation. An RS-485 driver must provide internal selfprotection against the possibility of contention, which is defined as the state when more than one transmitter is attempting to drive the bus.

The standard specifies no more than 32 unit loads (a unit load is defined as a single driver/ receiver pair) be present on the bus. In a similar manner, the physical geography of the network must not be exceeded because ' 485 drivers are designed to operate with a characteristic load presented by the maximum allowable cable length specified by the standard.

## THAT'S GREAT! ISN'T IT?

The shortcomings of this networking method are related to the fact that

RS-485 uses a bus-oriented connection method. While the bus topology helps keep costs low, it can be a great detriment in certain conditions.

One weakness occurs when a cable break occurs somewhere in the bus, effectively killing the network. The network ceases to function because it is broken into two incomplete networks, and nodes on different sides of the break can no longer communicate with one another

Depending on the geographic size of the network and the accessibility of the network segments (the cable installed between adjacent nodes), troubleshooting this kind of failure can take a significant amount of time

The second case where a bus
topology falls short is in the ability to troubleshoot network nodes. In the case where one or more devices on the network are failing (jabbering or contributing to network collisions), each node on the network must be investigated to determine if it was one of the failing elements. You might have to power down each node or remove its network connections and then determine if the problem disappears. This must be done for each station on the network until the problem is found.

This process can also be time consuming because each node must be visited. The best you can hope for is that each node is easily accessible. The fact that the network is down for the


Photo 1-The BR-485 on the left and the Star-485 on the right provide the means for extending and configuring RS485 nefworks.

Figure 2-Tradifional RS. 485 networks are severely limited in howt heynaybe wired. Using the Star-485 expands the possibilities.

duration of the troubleshooting session can have a major impact on those sites where the RS-485 network is used for mission-critical tasks.

A nother area where the bus topology falls a short is in adding new nodes to the network. If you need to place a new node on the net, where does it go? Does it get tacked on to the end of the network! You can either extend the network to reach this new node or you can break the network at the closest segment and install the new node in the segment between two previously existing nodes. Hopefully, your mental map or cable management diagrams are accurate. In any case, network additions can be somewhat troublesome.

## LEARNING BY EXAMPLE

The Ethernet community made wide use of bus architectures in the early evolution of this networking standard. As these networks grew, the effort required to maintain, expand, and repair them became more problematic. The Ethernet community realized that these failures could cause a network to be pitched right out the of building, so they addressed the issue by providing for a new topology. They modified the standard to allow for a star topology.

The star topology provides many benefits to the persons who have to manage or repair networks. A key
benefit provided by the star topology is that it simplifies troubleshooting the network. Other benefits of the star are that it eases cable management and network expansion.

## WATCH ME GROW

What do networks do? Well, mostly three things. The first is they move data around-day in and day out. The second is they break. The third is they grow, and they grow, and they grow.

There are two fundamental ways that networks grow. One is in number of devices attached to the network. The other is they get larger in a geographic sense. In either case, you will eventually push the limits of the network's specifications (number of devices or maximum allowable size). But you may be able to apply one of the devices presented here to get you out of the jamb.

## ENTER THE STAR-485

The Star-485 allows an RS-485 network to be configured as a star. The method used to perform this is to "can the bus," meaning the bus is contained in a modular unit. Nodes join the network by connecting to ports on the Star-485. This connection method creates a star.

The schematic for the BR-485 is shown in Figure 1. What happens at the ports defines the way the Star-485

[^0]

Figure 3-An adaptation of a circuit originally designed by Mitchell Lee that appeared in the February 1994 issue of Linear Technology magazine, this version is designed to operate at 9600 bps and is published here in its adapted form with fheir permission.
works. When the port is disabled, the network bus bypasses the connection to the world outside that port. This isolates the port from whatever is connected at that port, and likewise isolates the network from whatever is connected at that port. When the port is enabled, the path the bus takes past that port is diverted and the port (and whatever is connected to that port) is now a member of the bus. The two termination resistors at either end of the bus are there to complete the LAN in the can, and they can be switched out to extend the network beyond the confines of a single hub.

Each node home-runs back to a central location. This location provides an easy way to test and identify each network segment. If a network

| Project Parts |  |  |  |
| :---: | :---: | :---: | :---: |
| New Stuff |  | 15146038 kHzIR receivar. | 4.80 |
| PCFB574 12 C Remote 8-bit lio part | 9.00 | IRSAMPLEL pats (PH302. LM311, etc. MCIP-Link. \|NK 29) | 5.70 |
| DS 1620 Remote dgita thermomeraritermostat | 10.20 |  | 6.75 |
| SAAI064 I2C 4 digit LED driver | 12.30 | MC145930 IR encoderdicocder | 6.75 |
| Bopma NiCSANMH Hettrat gas gauge | 19.5 |  | 1040 |
| AD75019 Analog t6x 6 MUX wiPLCC socket | 4.25 |  |  |
| MAX4568457 Analog 8x8 MUX and video drivers | 75.80 | Other Neat Stuff |  |
|  |  | UGN3553U Raliometic finear Hall Effect sensor | 2.25 |
| Firmware Flyers (postpaid in US / with order) |  | (39 page Hall Effecl app notes with 3563 order ony) | 3.90 |
|  | \$18/15.00 | DS 1232 Mciomonitor Matcichdog | 6.75 |
| Intiodiction to the 8051 Instruction 5 el (46 pages) | \$10/800 | CS212 S-ART Wo networksecurity manitior | 8.10 |
| $386 S \times$ Project FDB schemalics (4T pages or 50 ) | \$8/5.00 | OS2400 Silicon Serial Number (2 ctips) | 8.40 |
| 8051 Instruction Reierence Card | \$3/2.00 | TDA8444 12C bus scal 6 -6il DaC | 8.75 |
| ${ }_{8255}$ Cneat Sheat Réfrence Cara | \$3/200 | DS 1210 Nufam power cantiler | 9.75 |
|  |  | DS 1231 Power morition.... | 9.90 |
| Stepper Motor \& Power Drivers |  | DS 1202 Serele cicckicalendar wicysal | 10.20 |
| ULN37512 Power oc amp ( 33 V to 33 V supply. 3.5 A output) | 460 | PCF8583 l2C bus clockical ender wichsital | 10.70 |
| UCN29938 Dual tull H -bidide bipolar stepper moto diver | 6.30 | MT8888 DTMF Transceiver (Intel bus interiace) | 10.50 |
| UCN5841 A Serial-riput $B$ latched 5000 mA sink drivers | 690 | max691 Power supeniscr | 11.85 |
| UCN5895A Serial-irput 8 laiched 250 mA source divers | 750 | 757204 DTMF decader..... | 12.00 |
| UCNS8048 Unipcala stepper moter translaioridive! | 8.00 | PCF8591 $12 C$ bus quad 8 -bit ADC, single 8 bin DAC | 14.10 |
| UCN2998w Dual fullbrxag stepcer itriver: 50 V . 2 A | 13.80 | MAX233 selt-cortainsd $+5 V$ powered RS-232 intertice | 14.25 |
|  |  | BQ2023 Fasicharge NiCdiNIMH bettery controller | 14.55 |
| IR Remote Control |  | MTB3088 8x8 bipolar signal analog crossoint | 16.10 |
| LDe73 dual IR LED (toright wide beam) | 2.10 | HBCS-1100 High-resolution hP bar code sensor | 32.80 |
| 1R3C02A laser control (E5V LTO22MCILN9705P) | 230 | Firmwate Deve Eoard ICs, schemate thy 335 | 45.70 |
| 1R3C07 laser cemital +5 FV : LTo22PDiN9705) | 2.85 | MAX252 opto-isolated +5V AS-232 intertace | 64.00 |
| Pr 302 tast IR phoctodiode. | 3.10 | CH1840 FCC pre-approved tuliturction DAA | 72.50 |
|  |  |  |  |
| ...and much more... |  |  |  |
| UPS Ground/2nd day $\$ 6.50 / 9$ to 48 US states, COD add $\$ 4.50$. PO Boxes and Canadian orders $\$ 6$ for USPS mail. Check, MO, or COD only, no credit cards. POs add $\$ 50$, call first. NC residents add $6 \%$ sales tax. Quantity discounts start at five parts. Data sheets included with all parts. <br> Call/write/fax for seriously tempting catalog... <br> Pure Unobtainium <br> Your unusual parts source 13109 Old Creedmoor Road • Raleigh, NC 27613 FAX/voice (919) 676-4525 |  |  |  |
|  |  |  |  |
|  |  |  |  |
|  |  |  |  |
|  |  |  |  |


segment fails, it is easy to test the entire physical layer of the network from a single location. The centralized location provides better options for cable troubleshooting and also provides for better cable management. Instead of having the network snaking all around the place, it all comes back to the Star-485, where each segment can be clearly marked and identified.

Each network node can be switched into or out of the network, without having to remove a cable connection, by a port-enable switch for each port. This speeds up the test and isolation of nodes that may be causing network errors. To remove a node from the network, disable the port the node is connected to. When the port is enabled, the node is part of the network again. This design simplifies the task of node removal and insertion by selectively disabling and enabling ports. This makes the divide-andconquer approach to network repair much easier. Figure 2 shows the topologies possible with the Star-485.

## HANDLING EXPANSION

Adding a new node to the network couldn't be easier. Just run the cable
between the device and the Star-485 hub and enable the port. Note that polarity rules still apply, so make certain the positive and negative signal lines are connected correctly at each end.

Each Star-485 hub can be chained to additional hubs. This allows simple expansion of the network by "chaining" hubs to one another. Connecting one hub to the next effectively daisy chains the hubs. In order to enable the chained connection, the terminator on the chained port must be deselected. When the terminator is disconnected (by a slide switch), a cable installed between hubs joins both hubs in a single network.

The hubs may be located next to each other for a single centralized wiring closet or they can be distributed in a number of wiring closets supporting clusters of devices in different locations. This option connects nodes to a hub that is closer to their location and then runs a single connection between hubs.

For troubleshooting purposes, hubs can be disconnected from one another by reselecting the terminators in each hub. This breaks the connec-
tion between the hubs and creates isolated subnets in the original network. Remember to select the terminators at each hub or else the subnet connected through the unterminated hub may fail because of a lack of termination.

## PORT OPTIONS

To keep entry costs low, the Star485 can be configured as a completely passive switch. The hub merely provides the connection point for network nodes to the bus in the hub.

Signal regeneration may be needed for nodes that are located some distance from the hub or when the segment connecting the node to the hub runs by some relatively noisy radiation sources. To provide for this, there are couple of designs that can be installed in the segment at any one (or all) of ports of the hub on a port-byport basis. These circuits are applied to only the ports that require the service.

This first design is a signal regeneration amplifier. Its purpose is to improve the signal quality of the network. Instead of just passing the signal straight to the node, the signal is passed through a nonlatching,


Figure 4-The BR-485 circuit is little more than a PIC with some interface chips and some LEDs that serve as network traffic indicators.
noninverting regenerative circuit This allows any node to be located a considerable distance from the hub. The schematic for the circuit that performs this signal regeneration task is shown in Figure 3.

This circuit is "tuned" to operate at 9600 bps. It operates by monitoring both of the RS-485 networks for a start bit. When a start bit is seen on one side or the other, the one-shot is fired which switches the opposite network (relative to the incoming start bit] into transmission mode. The duration of the transmitter's on time is about 10 bit times, at which point the one shot expires and the circuit resets itself.

## THE "BR-485" OPTION

 FOR THE STAR-485For those who want to completely wild, you can choose to plop in the BR-485 (the term BR-485 is an acronym for Bridge Repeater 485). Those of you familiar with devices commonly found in highspeed data networks are probably already aware of the general function of a bridge repeater. But for the benefit of those of you not familiar with them, a short explanation follows.

A bridge repeater is a simultaneous member of two or more physically separate networks. The simple bridge repeater typically will not generate traffic of its own. Its sole purpose is to listen to each network, and whenever it senses traffic on any network, it immediately forwards that data to all other networks.

That said, the BR485 is a simultaneous member of two physically separate RS-485 networks and can be


Figure 5-The BR-485 program reduced to its minimal essence, runs a tight loop that looks for start bits and then branches according/y.
grow to the physical size specified by the standard without any overall adverse effects.

## HOW IT DOES IT

When the BR-485 is initialized, it listens to both of the networks for any traffic. If any traffic is identified, the BR-485 checks the other network for traffic. If traffic is found to be present on both networks, then a collision is taking place. In this event, no traffic is forwarded to either network and the "Collision LED" will light to indicate the condition. In the event no collision is detected, the traffic from one network is immediately forwarded to the other network. Whenever traffic is being forwarded through the BR-485, a "Net Bit Forwarded" LED will light up for the duration of the packet. This provides a visual indication of which network is generating the traffic.

If you look at Figure 4, it's pretty apparent that a singlechip controller (a PIC) runs the show in the BR-485. The rest of the components in this device support the I/ O interfaces for the controller or are provided for the benefit of the user. The flowchart for the program running in this PIC is shown in Figure 5.

The pair of 75 176s are used as the network I/ O ports. The LEDs connected to the controller are used to provide an indication of what the device is doing. One of them (connected to the pulse output) is the heartbeat of the system. It toggles every time the BR485 code goes through its idle loop. Don't count on seeing it blink, though, because this processor is pretty zippy. The LED
indicators blink on for the duration of a transmission. It is normal for these two LEDs to flash on and off during normal operation. The fourth LED, connected the JAMB output, blinks on for a short time if a collision is sensed. The small handful of resistors are acting as either pull-ups or current limiters.

## NETWORK SECURITY AND TRAFFIC CONTROL

The BR-485 contains a $2 \times 3$ header that can be used to control the forwarding behavior of the BR-485. For full-duplex operation, both of the center pins on the header will be shunted to ground. If the center pin on one of these headers is shunted to 5 V , then the network controlled by that pin will not be monitored for traffic. This creates a simplex repeater and traffic will only flow through the BR485 in a single direction.

If both of the center pins are shunted to 5 V , then the BR-485 enters a "blocked" state. As long as the BR485 is blocked, no traffic will be forwarded through the device, regardless of which network generates traffic. The blocking feature can be useful for controlling access to the network. If the center pins of these headers are brought under the control of an external controller, then you have the basis of a controlled network access system.

## TYING IT ALL TOGETHER

The Star-485 serves a very useful purpose in making RS-485 networks easier to test, maintain, add to, and manage. If you agree that the bus topology has weaknesses and would prefer to install a star topology for your RS-485 network, then the Star-485 gives you that option. Since it uses a modular design, its initial entry costs are very low but it can be expanded to support unlimited stations. Since the hubs do not have to be located in a single location, it is possible to create distributed stars that would serve local dusters of devices. Larger systems can also be easily subnetted and the network load can be distributed quite easily by connecting nodes from one hub to another.

Now, not every RS-485 network can justify the application of a star topology. But the idea has great merit in those cases where the network is large, contains many devices, or is running a mission-critical application. The reduction in down time is the paramount concern in these cases and the star helps to lessen the time the network is down by providing an architectural advantage.

The simple RS-485 signal regenerator is a low-cost way to get some additional noise or distance margins in an RS-485 network. It can be easily spliced into a line wherever a signal boost is needed.

The BR-485 can be used to solve a wide variety of common network problems. The simplex and fullblocking modes can also be applied to control the access to your network or it can be used to control the way data flows in your network. When you consider this device in the big scheme of things, it may not be a space shuttle, but it is just about the smartest piece of wire I have seen yet.

Michael Swartzendruber is an engineer with experience in network and communications design and Windows and Macintosh programming. He may be reached at 75110.3302@compuserve corn.

## SOURCE

Preprogrammed PICs for the BR485 are available. Contact Michael through CompuServe for more information.

## SOFTWARE

Software for this article is available from the Circuit Cellar BBS and on Software On Disk for this issue. Please see the end of "ConnecTime" in this issue for downloading and ordering information.

## I R S

410 Very Useful
411 Moderately Useful
412 Not Useful

# Real-Time Multitasking with DOS for Microsoff C, Borland C, Borland/Turbo Pascal 

## Develop Real-Time Multitasking Applications under MS-DOS with RTKernel!

RTKernel is a professional, high-performance real-time multitasking kernel. It runs under MS-DOS or in ROM and supports Microsoft C, Borland Ctt, Borland/Turbo Pascal, and Stony Brook Pascalt. RTKernel is a library you can link to your application. It lets you run several C functions or Pascal procedures as parallel tasks. RTKernel offers the following advanced features:

- preemptive, eventinterrupt-driven scheduling
- number of tasks only limited by available RAM
- task-switch time of approx. $6 \mu \mathrm{~s}$ ( $33-\mathrm{MHz} 486$ )
- performance is Independent of the number of tasks
- use up to 64 priorities to control your tasks
- priorities changeable at run-time
- time-slicing can be activated
- programmable timer interrupt rate ( 0.1 to 55 ms )
- high-resolution timer for time measurement ( $1 \mu \mathrm{~s}$ ) - activate or suspend tasks out of interrupt handlers
- programmable interrupt priorities
- semaphores, mailboxes, and message-passing
- keyboard, hard disk, and floppy disk idle times usable by other tasks
- interrupt handlers for keyboard, COM ports, and
network interrupts included with source code
RTKernel-C 4.0 \$495 RTKernel-Pascal $4.0 \$ 445$ C Source Code: add $\$ 445$ Pascal Source Code: add $\$ 375$


In North America, please contact:
On Time Marketing
88 Christian Avenue • Setauket, NY 11733 . USA Phone (516) 689-6654 • Fax (516) 689-1 172 CompuServe 73313.3177

- supports up to 36 COM ports (DigiBoard, Hostess boards)
- supports protocols XOn/XOAF,DTRIDSR,RTS/CTS
- full support of NS16550 UART chip
- supports math coprocessor and emulator
- fast, inter-networkcommunication using Novell's IPX
- runs under MS-DOS 3.0 to 6.x, DR-DOS, LANs, or without operating system
- DOS calls from several tasks without re-entrance problems
- supports resident multi-tasking applications (TSRs)
- runs Windows or DOS Extenders as a task
- supports CodeView and Turbo Debugger
- Kernel Tracer for easy debugging
- ROMable
- full source code available
- no run-time royalties
- free technical support by phone or fax

International orders: add $\$ 30$ shipping and handling. Mastercard, Visa, check, bank transfer accepted.


DEPARTMENTS

Firmware Furnace

Ed Nisley

From the Bench

Silicon Update

Embedded Techniques

84

## Journey to the Protected Land: The '386SX Takes the First Step



## Protected-

mode
programming is not

> for the faint of heart,
especially in embedded
applications. However, it
can be a useful skill to
master, so let Ed be your
guide as he heads into
this sometimes
frightening land.

spot a new car with serious V-8 mojo, antilock brakes clamping fat radials, and surround sound you can feel. Dirt bounces off the paint, the interior has short-chain hydrocarbon zing, and the alarm system launches on warning.

Who cares if four cylinders don't fire, the ABS locks up sporadically, the sound system is full of tangled wiring labeled DANGER in eight languages, and the alarm system keeps you out? It's fast and that's what counts....

Such is the state-of-the-art in realmode PC programming, with the possible exception that code doesn't smell quite so nice. At every turn you're working against the hardware: not only do you find hairpin switchbacks along the way, but the CPU wants to go straight. Fast, yes, but you have to like driving off the edge now and again.

There is a better way. Now that we've stuffed the Firmware Development Board full of hardware that will help us see what we're doing, it's time to return to firmware. This time, though, we're going for code that fires on all cylinders....

## WHITHER THE PROTECTED LAND?

With the advent of the Intel 80386EX embedded processor, this "embedded PC" stuff suddenly starts looking positively mainstream. Your stock PC clone is now a bond-out CPU emulator: all the techniques I've been discussing are applicable to 386EX programming. Those PC compatibility barnacles have enough sticking power to determine what the latest silicon must look like: if it's not precisely like a PC, it just doesn't survive.

The catch: we've been using 16 bits of a 32 -bit CPU, limiting it to a megabyte of memory address space, and giving up lots of debugging assistance. It's a shame, but the barnacles work against us as well as the hardware folks, too.

Using the full power of the ' 386 CPU (and the ' 486 and the Pentium) requires leaving the familiar confines of real mode and entering the uncharted territory of protected mode. Suddenly segments can span 4 gigabytes, you can't overwrite your code (unless you try real hard), and the

CPU keeps you from stomping on data at the end of a null pointer. It all sounds interesting until you learn that FAR JMP and CALL instructions can run for hundreds of clock cycles. Well, there are always tradeoffs.. . .

In upcoming columns, I'll explore those tradeoffs by writing a simple protected mode task switcher: FFTS, the Firmware Furnace Task Switcher. Although it has many of the attributes of an operating system, it's tuned for tinkering rather than general programming. We'll explore memory protection and paging, the CPU's debugging hardware, interrupt and task switching response times, and the grubby details you don't find anywhere else.

One feature should pique your interest: FFTS will use the CPU's Virtual 8086 mode to multitask realmode embedded programs. We can run the same programs we've been using all along to get both protected-mode system functions and easy-to-code real-mode user routines. V86 programs still have most of the disadvantages of real mode, but at least a crash won't wipe out the whole system.

| Base Address |
| :--- | :--- | :--- |
| $24: 31$ |

Figure l--Every byte of storage accessible to the CPU in protected mode must be addressed by a segment descriptor. The various fields specify the segment's attributes so the CPU can verify each access; an improper access causes a protection exception... which is what protected mode is all about.

As in previous columns, I'll proceed step by step with an eye on the fundamentals. There will be lots of debugging support to help isolate problems and the overall design will be simple enough that we don't get lost in the forest. Although the Firmware Development Board's hardware will come in handy, it's not absolutely essential; you'll be able to tweak the code to run without it if you like.

Because this is a firmware column, you'll continue to see scope traces, logic analyzer records, and timing diagrams. I'll avoid discussing many operating system design issues; if you need that sort of stuff, there are references available. Here you'll see what happens at the point where firmware meets hardware-where microseconds matter!

The folks in the local Robotics Club are interested in FFTS because they see it as a way to get a bunch of virtual CPUs running separate realmode robot control tasks. With any luck, we can handle a bunch of sensors and actuators with one cheap PC system board and a little interface hardware.

And, of course, if you're building an embedded system (perhaps with a new special-purpose '386EX?) you can surely put FFTS to good use. Think of it as the kernel for your own application rather than an operating system and you'll be on the right track.

Although $\mathrm{C}++$ is the current mostfavored language, FFTS will use Borland's TASM. Assembler is a tried-and-true part of this series and, as it turns out, most of the code we'll need is better suited to assembly language anyway. I am looking at using 32-bit C compilers for some of the more complex code later on, but we have a long way to go before that becomes critical.

The real-mode setup code will use the DOS versions of Borland $\mathrm{C}++$ and TASM. As before, Paradigm's Locate will convert the whole affair to a binary file compatible with the custom disk boot loader.

## A WHOLE NEW CPU

Each of the books in the "Reading Assignment" section at the end of this column devotes several chapters (in
a) $\mathrm{S}=\mathrm{O}$ defines a System Segment. When $\mathrm{S}=\mathrm{O}$ the Type field is a binary number identifying the segment. These values are the most useful ones for 32 -bit programs:

| SegType |
| :---: |
| 2 |
| 5 |
| 6 |
| 9 |
| B |
| C |
| E |
| F |

Meaning
Local Descriptor Table
Task Gate
16-bit interrupt Gate
32-bit Task State Segment, not busy
32-bit Task State Segment, busy
32-bit Call Gate
32-bit Interrupt Gate
32-bit Trap Gate
b) $\mathrm{S}=\mathrm{I}$ defines a code, data, or stack segment. When $\mathrm{S}=1$ the Type field is bitmapped with these meanings:

Bit $11=0$ defines a data or stack segment:

| $\frac{\text { Bit }}{11}$ | Name |
| :--- | :--- |
| 10 | Executable |
|  | Expansion Direction |
| 9 | Writable |
| 8 | Accessed |

Meaning<br>0 = data segment<br>$\mathrm{O}=$ expand up<br>1 = expand down<br>0 = Read-only<br>1 = Read/Write<br>$0=$ descriptor not used or tested<br>1 = set when used by CPU

Bit $11=1$ defines a code segment:

| $\frac{\text { Bit }}{11}$ | Name |
| :--- | :--- |
| 10 | Executable |
|  |  |
| 9 | Readable |
| 8 | Accessed |

$$
\begin{aligned}
& \begin{array}{l}
\text { Meaning } \\
1=\text { data segment } \\
0= \\
1=\text { normal privilege applies } \\
0=\text { Execute at caller's privilege } \\
1=\text { Execute/Read } \\
0=\text { descriptor not used or tested } \\
1=\text { set when used by CPU }
\end{array} \text {. }
\end{aligned}
$$

Figure 2-The S bit and the Type field define a bewildering variety of segments. The more common values are shown here; consult fhe CPU documentation for further details.
some cases, the entire book!) to explaining how ' 386 protected mode works. For now I'm going to point out just the brightest highlights before diving into the code. In future columns, I'll get into more details, but you'd be well advised to pick up a few books that have the tables and charts.

The key to understanding pro-tected-mode programming is what's called a segment descriptor. Every memory address, every FAR J M P and CA L L, every interrupt handler, every task is associated with a descriptor. If it's not in a descriptor, you not only can't use it, you can't even see it.

A descriptor is simply the 8 -byte memory structure shown in Figure 1. The $S$ bit and Segment Type field specify the descriptor type and control the meaning of the other fields. Although you'd like to have contiguous address and limit fields, the
barnacles prevent it: ' 386 descriptors are backward compatible with the 16 bit descriptors found in the '286, so the extra bits just didn't fit very neatly. Everybody gets to unscramble a threepart address field and a two-part limit field just to maintain compatibility with an obsolete CPU.

In fact, the LSL (Load Segment Limit) instruction "loads a register with an unscrambled segment limit" so you don't have to write code to figure it out. CISC to the rescue!

Descriptors fall into two broad dasses: system and segment. When the $S$ bit is 0 , denoting a system segment, the descriptor contains information about tasks, interrupt handlers, call gates, and suchlike. When the $S$ bit is 1 , the descriptor maps code, data, and stack memory segments. Figure 2 shows the most useful values of the Segment Type field in each case.

The CPU uses three tables of descriptors, each selected by a separate CPU register: the Global Descriptor Table, the Local Descriptor Table, and the Interrupt Descriptor Table. While you can build descriptors outside these three tables, the CPU can't make use of them. It bears repeating: if the thing you want to use isn't covered by a descriptor in the appropriate table, the CPU cannot access it.

The GDT holds system and memory descriptors that are available throughout the system. The first entry is particularly important: it must be filled with zeros because it represents the null pointer. Any attempt to reference storage with that descriptor causes a protection exception.

When we start multitasking you'll see that each task can al so have a separate LDT defining its memory and routines. LDT descriptors are available only to a single task, but each task can also access memory and routines shared with other tasks through the GDT. For the moment, though, we won't use LDT descriptors.

The IDT corresponds to the familiar real-mode interrupt vectors starting at address 0000:0000. In protected mode, the "vectors" are 8 byte system descriptors that transfer control to the appropriate interrupt handler. If an IDT descriptor is invalid, the CPU will invoke an exception handler rather than simply leap into hyperspace. Of course, it's your responsibility to make the descriptors correct; if you put a bad address in the descriptor, you still get what you deserve.

In real mode, the segment registers hold the upper 16 bits of the 20-bit physical address. In protected mode, they hold a number, called a selector,


Figure 3-In protected mode, the segmenf registers contain "selectors" rather than address bits. The Jab/e Indicator bit selects either the GDJ or IDT and fhe index field selects one of the 8 K descriptor entries (hence the name). The CPU will cause a protection exception if the descriptor is invalid. The RPL bits indicate the Requestor Privilege Level, but we won't need that complexity for awhile.


Figure 4-Protected mode memory addressing uses far more CPU hardware than real mode. In this example, the CPU's Global Descriptor Table Register holds fhe GDT's stanting address. The selector in DS identifies one of the GDT descriptors, which contains the starting address and size of the data segment. The offset in ESI (which must be less than the segment size) is added fo the starting address to create the actual memory address. The CPU holds the descriptor information in an infernal reqister to improve performance; otherwise each memory access would require several GDT accesses.
that identifies a descriptor in either the GDT or LDT. Figure 3 shows the selector layout: the high-order 12 bits are an index into the GDT or IDT (which are thus limited to 8192 entries or 64 K bytes maximum). If bit 2 is 0 , the selector refers to the GDT; if it's 1 , the CPU uses the current LDT.

The remaining two bits contain the requester privilege level, which I'll get into much later on. For now, suffice it to say that we'll give ourselves "most privileged" status and try to stay out of trouble.

Figure 4 shows how this works for the instruction MOV EAX, [ESI], which implicitly refers to segment register DS. In this example, DS holds $0 \times 0018$, which corresponds to entry 3 in the GDT. The GDT Register points to the start of the GDT at $0 \times 00001000$. Adding that value to DS produces the descriptor's memory address:
$0 \times 00001018$.
The CPU fetched that descriptor from the GDT when a previous instruction loaded DS. All eight bytes of the descriptor remain in an internal CPU cache register so successive instructions don't reread the GDT. If you change the GDT, you must also reload the selectors to update the corresponding descriptor cache entries.

The CPU compares the offset in ESI, which we'll assume is $0 \times 00002468$, against the descriptor's limit field, which is 0x1FFFF, to verify that it lies within the segment. If not, the CPU causes a general protection
exception to prevent an invalid memory access; you can't read or write beyond the end of a segment anymore.

Because the descriptor limit field has only 20 bits, the largest segment seems to be 1 MB. Although that's better than 64 KB , it's not really enough. The descriptor's $G$ bit controls the "granularity" of the segment limit: when $G=1$ the limit field has units of 4096 bytes ( $0 \times 1000$ ) and the maximum segment can be 4 GB long. Conversely, the smallest $G=1$ segment is 4 KB , so you should set that bit only when you need it.

If the offset lies within the segment, the CPU adds the segment base address from the descriptor$0 \times 00010000$-to the contents of ESI. The result-0x00012468-is called the linear memory address.

Later on we'll activate the '386 CPU's paging mechanism, which translates linear addresses into the physical addresses that actually go out on the address bus. For now, paging is disabled and linear addresses are identical to physical addresses. For '386SX CPUs, you must ensure that all physical addresses fall in the first 16 MB of memory because the chip has only 24 address lines.

Finally, the CPU fetches the contents of the 32 -bit word at $0 \times 00012468$ from memory and loads it into EAX. As far as the program is concerned, it's a single instruction just like in real mode.

Whew!

Believe it or not, that whole process takes the same four clock cycles it does in real mode. The '386 includes quite a bit of extra hardware to compute protected mode addresses quickly. The ' 486 brings even more hardware to bear and fetches the value in a single cycle.

Now you can see what's so protected about protected mode. Among other things, the DS selector must be valid, the descriptor must define a readable data segment, and the offset must lie within the segment. The CPU will cause a protection exception if any of the myriad checks detects an inconsistency.

For example, you cannot load a nonreadable code segment descriptor into DS, let alone overwrite the code. You cannot load a data segment descriptor into CS, so you can't execute data. If you fill the unused GDT entries with invalid descriptors, the simple act of loading a wild pointer causes a protection exception. If that pointer happens to refer to a valid descriptor, you'll get a protection exception when you try to read or write beyond the segment limit. Yes, you can still clobber yourself, but you have to work harder at it.

There's more to protected mode than that, but, as Lao Tzu put it, "A journey of a thousand miles must begin with the first step." Here we go....

## WATCH THAT FIRST STEP!

The 80386 CPU emerges from hardware reset in real mode. Although the barnacles dictate that it must look like a fast 8086 (so it can run all that obsolete code!), the fundamental justification for real mode is that you can't enter protected mode until you prepare [at least) the GDT and IDT. Until those tables are valid, switching to protected mode will cause an immediate error.

In fact, because the error occurs in protected mode, the CPU will attempt to vector to the appropriate error handler through the IDT. The IDT is invalid, so the CPU will attempt to vector to the double-fault handler, which is also in the IDT and equally invalid. The CPU, operating on the

Listing 1—TheGDT must be created by a program running in real mode, so we can use ordinary embedded $C$ code. This routine allocates a block of memory on the near heap and fills in the descriptors required by the B/OS function. The des $C_{\text {_ }}$ no rm structure maps the fields shown in Figure 1. The Ma keLine ar () function converts a real-mode far pointer info a linear 32-bit address, while Set DescAddr () fills the various address and limit fields. The segread() function puts fhe real mode segment register values into the SREGS structure so the code can transl at e them into the corresponding protected mode segment base addresses.
int BuildGDT(desc norm ** ppGDT)
desc_norm * pDesc;
int I ndex:
struct SREGS sregs;
*ppGDT $=$ calloc(GDT_LENGTH,sizeof(desc_norm));
/*- fill in the default fields */
/* skip NULL and BI OS CS entries, as required by the BI OS spec */
for (I ndex $=1$; I ndex $<($ GDT_LENGTH-1); ++Index) ( (*ppGDT) + Index)->Access. SegType $=1$; // code/ data/ stack $((* p p G D T)+$ Index $)->A c c e s s$. Present $=1 ; \quad / /$ al ways present $((* p p G D T)+$ Index $)->A c c e s s$. ReadWrite $=1 ; / /$ dat a=writable,
// code=readable
\}
/*- fill in the table entries
segread(\&sregs); // get current seg regs
pDesc = *ppGDT; // ai mat the GDT starting address
(conti nued)

# (31RCUIT CELLAR KITS 



EEG Biofeedback Brainwave Analyzer
The HAL-4 kit is a complete battery-operated 4-channel electroencephalograph (EEG) which measures a mere $6^{\prime \prime} \times 7^{\prime \prime}$. HAL is sensitive enough to even distinguish different conscious statesbetween concentrated mental activity and pleasant daydreaming. HAL gathers all relevent alpha, beta, and theta brainwave signals within the range of $4-20 \mathrm{~Hz}$ and presents it in a serial digitized format that can be easily recorded or analyzed.

HAL's operation is straightforward. It samples four channels of analog brainwave data 64 times per second and transmits this digitized data serially to a PC at 4800 lbps. There, using a Fast Fourier Transform to determine frequency, amplitude, and phase components, the results are graphically displayed in real time for each side of the brain.

HAL-4 kit. .......... $\$ \mathbf{1 7 9 . 0 0}$ plus shipping

[^1]
## Sonar Ranging Experimenter's Kit

## Targeting $\bullet$ Ranging $\bullet$ Machine Vision

The Circuit Cellar TI01 Ultrasonic Sonar Ranger is based on the sonar ranging circuitry from the Polaroid SX-70 camera system. The TI01 and the original SX-70 have similar performance but the TI01 Sonar Ranger requires far less support circuitry and interface hardware.

The T101 ranging kit consists of a Polaroid $50-\mathrm{kHz}, 300-\mathrm{V}$ electrostatic transducer and ultrasonic ranging electronics board made by Texas Instruments. Sonar Ranger measures ranges of 1.2 inches to 35 feet, has a TTL output when operated on 5 V , and easily connects to a parallel printer port.

TI01 Sonar Ranger kit. . . . . . . . . . $\$ 79.00$ plus shipping

## CHECK OUT THE NEW CIRCUIT CELLAR HOME CONTROL SYSTEM

- Expandable Network
- IR Interface
- Digital and Analog 1/O
- Remote Displays
- X-10 Interface
- Telephone Interface
- Voice


## Call and ask about the HCS II

To order the products shown or to receive a catalog,
call: (203) 875-2751 or fax: (203) 872-2204
Circuil Cellar Kils • 4 Park Street • Suite 12 • Vernon, CT 06066

The barnacles on Int 15, AH=89, date back to the Original IBM AT, so the GDT must be compatible with an 80286 CPU rather than the 80386 we're using. This is no problem, but it would help if the references mentioned this. They don't. Trust me. I've looked.

Listing 1 shows the code that creates the GDT structure. I've removed theprint f () statements to save some space, but the complete code (available on the BBS) produces the display shown in Figure 5.

Compare the GDT values shown in Figure 5 with the descriptor structure shown in Figure 1. The descriptors are listed in 16-bit format with the low-order word first. The CS/DS/ES descriptor limits are all FFFF and the base addresses match up with the values created by the Locate utility.

The GDT and IDT alias entries allow access to the memory holding those tables as ordinary data. Remember that you cannot access memory without a valid data segment descriptor: if you want to change the GDT or IDT, you must create a read/ write data segment descriptor for that chunk of memory.

I won't describe the IDT structure in this column. Basically, I created a single handler to catch all 256 possible interrupts and show the interrupt ID on the FDB's LED display. The BIOS disables all interrupts before entering protected mode, so the handler will not get control if everything works.

| Journey to the Protected Land... Step 1 |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Allocating IDT at 2000:040C |  |  |  |  |
| Re-vector table | 1000: | 04C6 | $=000$ | 104C6 |
| First IDT entry | $04 C 6$ | 0030 | 8600 | 0000 |
| Second | 04CE | 0030 | 8600 | 0000 |
| Allocating GDT at | 2000: | 0C10 |  |  |
| GDT NULL | 0000 | 0000 | 0000 | 0000 |
| GDT al i as | 003F | 0C10 | 9202 | 0000 |
| IDT alias | 07FF | 040C | 9202 | 0000 |
| DS | FFFF | 0000 | 9202 | 0000 |
| ES | FFFF | 0000 | 9202 | 0000 |
| SS | FFFF | 0000 | 9202 | 0000 |
| CS | FFFF | 0000 | 9 A 01 | 0000 |
| BI OS CS | 0000 | 0000 | 0000 | 0000 |

Figure 5-The BIOS "Sw itch to Protected Mode" function requires a GDT loaded with 16 -bit segment descriptors mapping the same addresses as the real mode segments and an IDT loaded with inferrupf handler descriptors. This screen dump shows the settings produced by the sample code this month. Compare these fields with the descriptor format shown in Figure 1. The IDT and revector fable will be covered in upcoming columns.

Listing 1-continued

```
++pDesc; // step to the GDT al i as
SetDescAddr(pDesc,
    MakeLinear(*ppGDT),
    GOT_LENGTH * sizeof(desc_norm));
++pDesc; // step to the I DT al i as
SetDescAddr(pDesc,
    MakeLinear(pIDT),
    IDT_LENGTH * sizeof(desc_gate));
++pDesc; // step to the DS descriptor
SetDescAddr(pDesc,
    ((LADDR)sregs.ds << 4) + (LADDR)(OL),
    (DWORD)(0\times10000L));
++pDesc; // step to the ES descriptor
SetDescAddr(pDesc,
    ((LADDR)sregs.es << 4) + (LADDR)(OL),
    (DWORD)(0\times10000L));
++pDesc; // step to the SS descriptor
SetDescAddr(pDesc,
    ((LADDR)sregs.5s << 4) + (LADDR)(OL).
    (OWORD)(0x10000L));
++pDesc; // step to the CS descriptor
SetDescAddr(pDesc,
    ((LADOR)sregs.cs << 4) + (LADDR)(OL),
    (DWORD)(0\times10000L));
pDesc->Access.Executable = 1 // code is executable
return 0;
```

Once the GDT and IDT are set up, the code shown in Listing 2 handles the transition to protected mode. This function will not return to the caller because Borland $C$ just doesn't expect to run in protected mode. We'll have to get those V86 tasks running before real-mode C works again.

Although the BIOS spec says the function will return with the carry flag set on error, my experience has been that any failures occur on the protected mode side of the border and result in protection exceptions. If you find the system rebooting, it's an indication that it entered protected mode with an invalid IDT that prevents the error handler from gaining control.

Blinking an LED may not sound like much compared to running a protected-
mode operating system. After you've checked out some of the references and looked through the BBS code, though, I think you'll feel pretty good about watching it blink, because there's a lot of information behind it.. .give it a shot!

## STEPS, BUGS, AND ERRATA

One advantage of a standard PC system board is that you're reasonably certain the hardware works correctly. It's not like an R\&D project where you are part of a team inventing firmware and hardware in parallel; locating bugs and deciding who gets to fix them may require weeks of hellish effort.

Real-mode programming is about as stable as you can get because the PC compatibility barnacles force manufacturers to test their hardware against the universe of DOS applications. With precious few exceptions, you can do real-mode programming "by the book" and get exactly the results you expect.

Listing 2—This code hand/es the transition to protected mode and displays status outputs so you can see what happened. It must wait for the floppy drive motors tostop because fhe timer interrupt handler isn't valid in protected mode. The protected mode code blinks an LED and loads fhe FDB's DIP switches info ES; if the bits are not a valid GDJ selector, the CPU will cause a general protection failure and invoke the int 0 D handler through the IDT. Make sure the DIP switches are all OFF before running this code.

```
    PROC 
MOV AL.001h ; flag entry here
MOV DX,SYNC_ADDR
OUT DX.AL
MOV AX,NOT 0101h ; preset the digits to dashes
MOV DX,LED_ADDR
OUT DX,AX
:- wait for diskette motor to stop spinning
    MOV AX,0040h ; aim at motor status
    MOV ES.AX
    MOV SI.003Fh ; at 0040:003F
@Motors:
    mov AL,[ES:SI]
    TEST AL.03h ; drives A & B
    JNZ@@@Motors
;- set up the registers
    MOV AX,DS ; set ES:SI to GDT base address
```

In contrast, protected mode programming is a minefield. Consider this paragraph from the "Incompatibilities and Bugs" chapter of Hummel's The Processor and Coprocessor:
"... On some versions of the 80386, if the operand of the VERR instruction is not accessible and none of the instructions following the VERR in the prefetch queue is a JMP, CALL, or has a memory operand, then the processor will hang after executing the VERR. The processor remains stopped until an INTR, NMI, or RESET occurs. The system timer interrupt will normally unhang the system.. . ."

Makes you sick just to think about it, hmm?

Many PM CPU bugs occur only in peculiar, difficult-to-reproduce situations. If you are writing for a particular CPU, you can tailor your code around hardware problems if you know what they are. Slater's M icroprocessor
Report is famous for printing bug lists, but at $\$ 500$ /year, you need real justification to put it on your reading list.

## The Soft:Scope'/CSHON debugger and CSi-Locate" combined with your existing compiler create a complete embedded systems development environment

## Absolute or Hex files

New CSi-Locate builds absolutely located files or hex files from applications compiled using Microsoft, Borland, or Watcom tools. Soft-Scope also supports Intel, Metaware, and Symantec tools.

## Easy Configuration

Configure a CSiMON ROM monitor in minutes for most targets.
Versa tile
For the entire 8086 family of processors, in real or protected mode.

## Cost effective

Include the royalty-free CSiMON ROM monitor as part of your product.

## Real-time support

Intel's iRMX, Industrial Programming Inc's. MTOS-UX and JMl Software Systems, C Executive fully support Soft-Scope.

## Established

Concurrent Sciences developed the original source-levei debugger for the 8086 processor in 1983, and is known is known industry-wide as the expert in 32 -bit protected-mode development. Soft-Scope fully supports the Intel386 EX processor.


Just to make things worse，the bug lists I＇ve seen are for Intel CPUs．Most ＇386SX PC system boards，including the one I＇m using for this series，sport AMD CPUs．I tried to get errata lists from AMD＇s Tech Support line to no avail；unless you＇re a Big Customer， there＇s not much information avail－ able．

As with all manufactured items， CPUs are continually changed to improve manufacturing yield，fix bugs （really！），and take advantage of new processes．Each chip revision，called a ＂step＂（at least by Intel），has its own collection of glitches．The＇386 and later CPUs load their chip ID and revision number into DX as part of the hardware reset．There＇s a new Pentium instruction to get those values without having to jump through hoops，but that doesn＇t help us here．
（Hint：the Worst Hack leaves EDX unchanged．If you really want those numbers you can get them．Just don＇t blame me，OK？）

Even if I could identify the company，CPU，and revision level，I can＇t code workarounds for all possible problems and be sure they actually work．Not only do I lack a slave labor pool，I don＇t have every PC clone ever made on the shelf ready for testing．

Solving the general case seems impossible．I＇m going to write PM code＂by the book＂using the head－in－ the－sand assumption that we＇re all using relatively new CPUs free from the nasty old bugs．Please send me a note if you know of any nasty new bugs．

FFTS will include debugging support to identify problems as they crop up，which is surely more valuable than an easily outdated bug list．As you should know by now，nearly all bugs are in the software anyway！

## READING ASSIGNMENT

We are now leaving the applica－ tions programming world behind． Most of the popular bookstore refer－ ences dismiss the issues we＇ll encoun－ ter by noting that only＂systems programmers＂must worry about them．Well，OK，if you don＇t want to know how the machinery works，don＇t pay any attention to this stuff．．．

## Listing 2－continued

| MOV | ES，AX |
| :--- | :--- |
| MDV | SI，［PGDT］ |
| MDV | BH．，［BYTE PTR VectorA］：IRQ $0: 7$ |
| MOV | BL，［BYTE PTR VectorB］；IRQ $8: 15$ |
| MOV | AL，003h |
| OU | DX，AL |

；－real mode

| MOV | AH， 89 h | ；BI OS funct on |
| :--- | :--- | :--- |
| INT | 15 h | ；make the transition |

；－protected mode？

| MOV | AL，O8Oh |
| :--- | :--- |
| MOV | DX，SYNC＿ADDR |
| OUT | DX，AL |

：－deci de what mode we＇re in
JNC＠P M
：－still in real mode，so flag the failure

| XOR | $C X, C X$ |
| :--- | :--- |
| MOV | DX，SYNC＿ADDR |

＠＠ail：

| ar | IN | AL．DX | ；by blinking the whole port |
| :---: | :---: | :---: | :---: |
|  | NOT | AL |  |
|  | OUT | DX，AL |  |
| ＠＠Fail1： | MOV | BL， 5 | ；del ay for a while |
|  | LOOP | ＠＠Faill |  |
|  | DEC | BL |  |
|  | J NZ | ＠＠Fail1 |  |
|  | J MP | ＠＠Fail |  |

；－protected mode！
＠＠PM：

|  | XOR | CX．CX | ；initialize the del ay counter |
| :---: | :---: | :---: | :---: |
|  | MOV | DX，LED＿ADDR | ；show a couple of Ps |
|  | MDV | AX，NOT 6767h |  |
|  | OUT | DX，AX |  |
| ＠＠Pass： |  |  |  |
|  | MOV | DX，SYNC＿ADDR | ；blink bit 6 on the parallel port |
|  | IN | AL，DX |  |
|  | XOR | AL，40h |  |
|  | OUT | DX．AL |  |
|  | MDV | BL， 5 |  |
| ＠＠Punt： | LOOP | ＠Punt | ；del ay for a while |
|  | DEC | BL |  |
|  | J NZ | ＠＠Punt |  |
|  | MOV | DX，SW＿ADDR | ；check switches to bl ow up |
|  | IN | AX，DX |  |
|  | NOT | AX | ；．． $\mathbf{O N}=1$ |
|  | MOV | ES，AX | ；GP fault $=13$ deci mal $=0 \mathrm{D}$ hex ：if AX is not valid selector |
|  | J MP | ＠⿴囗⿱一土口 |  |
|  | ENDP | PMEntry |  |

Intel，of course，has the definitive 80x86 CPU documentation and their Literature Hotline（800／548－4725，P．O．

Box 7641，Mt．Prospect，IL 60056－7641） is the place to get it．They＇ll send you a catalog（Customer Literature Guide，

Order Number 210620-030) free, but the rest of their books cost real money plus $15 \%$ shipping.

80386 System Software Writer's Guide, Order N umber 23 1499-00 1, $\$ 18.00$. This covers the grubby lowlevel details required to bolt a pro-tected-mode operating system onto a ' 386 CPU. It has a wealth of "Oh, so that's what they meant!" info-nuggets. N ot to be missed.

386DX Microprocessor Programmer's Reference Manual, Order Number 230985003, \$25.95. This covers both applications and systems programming, but with a different slant than the System Software Writer's Guide. Get both of 'em. You can also get the 3865X manual, but it's essentially the same as the 386DX for our purposes.

Microprocessors: Volume 1, Order Number 230843-011, \$24.95. More than you really want to know about 80386, 80286, and 8086 hardware. There are also Hardware Reference Manuals for each CPU if you need even more detail.

Robert Hummel's The Processor and Coprocessor remains a ready desk reference. It covers much of the same ground as the Intel Programmer's Reference, but the approach is quite different. Intel's doc, for example, says Word Zero about bugs. Ziff-Davis Press, ISBN I-56276-016-5, \$49.95.

Although the next two books have nothing to do with protected-mode programming, they are valuable nonetheless. If you write any code at all, for any reason, read them; they're that good.

Steve Maguire's Writing Solid Code is a well-written introduction to Microsoft's Techniques for Developing Bug-Free C Programs. I was pleased to find I already use some of the techniques, but he pointed out several flaws in my thinking. Your code will benefit, too. Microsoft Press (of course), ISBN I-55615-551-4, \$24.95.

Steve McConnell's Code Complete is a much weightier tome on " A Practical Handbook of Software Construction." The chapters include modular design, data naming conventions, control flow organization, construction tools, quality improve-
ment, and code tuning. If it weren't so well-written, it'd be overwhelming.
Buy it and use it liberally. Microsoft Press, ISBN 1-55615-484-4, \$35.00.

## RELEASE NOTES

The BBS code will flip your '386SX into 16 -bit protected mode while toggling bits on the printer port and FDB LED display. This is a simple compatibility test: if it doesn't work, there is something badly wrong somewhere. It may work with ‘486 systems, but I haven't tried it.

I used Borland C and TASM with Paradigm's Locate to create the binary file. You'll also need the boot sector loader we used in Issue 41.

Credit to Jim White for suggesting the catchy "Journey to the Protected Land" series title. Peter Holtzleitner, who regularly dials into the BBS from Austria, sent a complete V86 monitor program written in German with translations of many of the comments. Derry Bryson contributed another V86 monitor (in English!). And thanks to all of the BBS regulars for helping me
figure out how to cover this elephantine topic in a reasonable manner. Any errors, of course, are of my own invention.

Next month: 32 bits or bust!
Ed Nisley, as Nisley Micro Engineering, makes small computers do amazing things. He's also a member of the Computer Applications Journal's engineering staff. You may reach him at ed.nisley@circellar.com or 74065.1363@compuserve.com.

## SOFTWARE

Software for this article is available from the Circuit Cellar BBS and on Software On Disk for this issue. Please see the end of "ConnecTime" in this issue for downloading and ordering information.

## IR S

413 Very Useful
414 Moderately Useful
415 Not Useful

## Video Frame Grabber

- \$495 Including Software with "C" Library
- Half Slot Card for Compact Applications
- Real Time Imaging with Display Output
- 8 Bit (256 Gray Levels)


## FTavMMEs:

- Single $512 \times 484$ image or Four $256 \times 242$ Images
- External Trigger
- Input Look Up Table
- Low Power Option Available
* Elegant Software Interface
- <10 nsec Pixel Jitter Means Accurate Digitization
- EISA (PC) Bus and STD Bus Products Available
- RS-170 and CCIR Video Formats Available
- Binary and TIFF File Formats

The Cortex I is used in machine vision, industrial control, medical, security and scientific applications around the world.
ImageNation strives to delight customers with quality products and personal service at a competitive price.

Call today for volume pricing or to discuss your application.

# FROM THE BENCH 

Jeff Bachiochi

## Virtual Reality Requires Real Data

 Part II-A Simple Matter of SoftwareGot those
exo-
skeletons
built yet?
If so, now is the time to
do some experimenting
and data collection. It
wouldn't be a complete
project if the software
wasn't covered. So Jeff
steps back into the
virtual world with a view
from software.
too is limited to wherever the camera happens to be located in relationship to the play.

In order to visually verify 3-D movements (movements which cross your field of vision both vertically and horizontally, as well as move toward and away from you), these movements must be seen from different perspectives. The most widely used perspectives are top, front, and side views. However, each of these views gives only two sides of a three-sided story, but the views are accurate because all dimensions are true and not distorted in an attempt to show depth (the third dimension).

M ost humans can see in 3-D perspective. Our eyes, although only inches apart, obtain two different views. Subconsciously, through the use of triangulation, our brain categorizes each object we see by depth. Depth is determined by the difference in the object's angles from each eye. When looking at an image on a flat screen, both eyes see the same image and the only depth detected is how far away the screen is, even when position is shifted. By giving the image a bit of (vanishing point) perspective, a feeling of depth can be imitated.

In an effort to keep things simple, I wanted to produce the three basic views of my "Virtual Arm." These


Photo l--Now Jeff's computer can keep track of his every movement while he checks out his favorite magazine.

Li sting l--The exoskel eton support software not only collects data but di spl ays if on the screen. It even allows you totry it out without the actual hardware.

```
10 PRI NT "Are you using an exoskel et on as described in FTB47?"
20 I \$ = INKEY\$: IF (I\$ = "") THEN GOTO 20
30 IF ( \(I \$=" Y ") O R(I \$=" y ")\) THEN REAL \(=1\) ELSE REAL \(=0\)
40 IF (REAL \(=1\) ) THEN OPEN "COM1:9600,N,8,1,CDO,CSO,DSO,OPO,RS"
    FOR RANDOM AS 非1
50 CLS : SCREEN 2
60 DI M PX(11). PY(11), PZ(11), OPX(11), OPY(11), OPZ(11)
70 DI M FP(11), TP(11), YAWT(11), ROLLT(11), PITCHT(11)
80 DI M YAWO (11), ROLLO (11), PITCHO(11)
85 DI M OYAWT(11), OROLLT(11), OPITCHT(11)
\(90 \mathrm{cx}=-30: \quad \mathrm{CY}=3: \quad \mathrm{CL}=0: \quad \mathrm{cc}=0\)
100 TVPX = 159: \(\quad\) TVPZ \(=50:\) RVPZ \(=479: \quad\) RVPY \(=199: \quad\) FVPX \(=159:\)
    FVPY = 199
\(110 \mathrm{AR}=2: \operatorname{YAWT}(0)=0: \operatorname{ROLLT}(0)=90: \operatorname{PITCHT}(0)=0\)
\(120 \mathrm{FP}(1)=0: \operatorname{TP}(1)=1: Y A W O(1)=0: \quad \operatorname{ROLLO}(1)=0:\)
    \(\operatorname{PITCHO}(1)=0: L(1)=40\)
\(130 \mathrm{FP}(2)=1: \operatorname{TP}(2)=2: \operatorname{YAWO}(2)=0: \quad \operatorname{ROLLO}(2)=180:\)
        PITCHO (2) \(=0: L(2)=25\)
\(140 \mathrm{FP}(3)=2: \operatorname{TP}(3)=3: \operatorname{YAWO}(3)=0: \quad \operatorname{ROLLO}(3)=0:\)
        PITCHO (3) \(=0: \quad L(3)=20\)
\(150 \mathrm{FP}(4)=3 \mathrm{TP}(4)=4: \operatorname{YAWO}(4)=0: \operatorname{ROLLO}(4)=0:\)
        PITCHO (4 \(=0: L(4)=5\)
\(160 \mathrm{FP}(5)=4 \quad \mathrm{TP}(5)=5: \quad \mathrm{YAWO}(5)=0: \operatorname{ROLLO}(5)=0:\)
        PITCHO \(5=0: L(5)=5\)
\(170 \mathrm{FP}(6)=5 \mathrm{TP}(6)=6: \operatorname{YAWO}(6)=0: \operatorname{ROLLO}(6)=0\) :
        PITCHO (6 = 0: L(6) \(=5\)
\(180 \mathrm{FP}(7)=4 \mathrm{TP}(7)=7: \mathrm{YAWO}(7)=-90: \operatorname{ROLLO}(7)=0:\)
        PITCHOC7 \(=0: L(7)=5\)
\(190 \mathrm{FP}(8)=5: \mathrm{TP}(8)=8: \mathrm{YAWO}(8)=0: \operatorname{ROLLO}(8)=40:\)
        PITCHO (8) \(=0: \quad L(8)=5\)
\(200 \mathrm{FP}(9)=5: \operatorname{TP}(9)=9: \operatorname{YAWO}(9)=0: \operatorname{ROLLO}(9)=20:\)
        PITCHO (9) \(=0: \quad L(9)=5\)
\(210 \mathrm{FP}(10)=5: \operatorname{TP}(10)=10: \operatorname{YAWO}(10)=0: \operatorname{ROLLO}(10)=340\)
        \(\operatorname{PITCHO}(10)=0: L(10)=5\)
220 CONST \(Q=3.141593 / 180\)
230 LOCATE 2, 2: PRI NT "Top Vi ew (YAW Y-Axi s)";
240 LOCATE 14, 2: PRI NT "Front Vi ew (ROLL X-Axi s)";
250 LOCATE 14, 42: PRI NT "Ri ght Vi ew (PI TCH Z-Axi s)"
260 LI NE (0, 0)-(319, 0): LI NE (639, 99)-(639, 199):
        LI NE (639, 199)-(0, 199)
270 LI NE (0, 199)-(0, 0): LI NE (0, 99)-(639, 99):
        LI NE (319, 0)-(319, 199)
```

1000 LOCATE 1, 42: PRI NT "SERI AL DATA"
1010 IF REAL $=0$ THEN GOTO 1030

$V \$(6), V \$(7)$
1030 LOCATE 1, 42: PRI NT "UPDATI NG J OI NT ARRAYS": FOR Z 1 TO 10
1040 PITCHA $(Z)=0: \operatorname{ROLLA}(Z)=0: \quad$ YAWA $(Z)=0$
1050 NEXT Z
1060 PITCHA(2) $=\operatorname{VAL}(V \$(7))$
$1070 \operatorname{ROLLA}(2)=V A L(V \$(6))$
1080 YAWA (2) $=\operatorname{VAL}(V \$(5))$
1090 YAWA (3) $=\operatorname{VAL}(\operatorname{V} \$(4))^{*}-1$
1100 PITCHA(4) $=\operatorname{VAL}(V \$(3))^{*}-1$
$1110 \operatorname{ROLLA}(4)=\operatorname{VAL}(V \$(2))$
1120 YAWA(4) $=\operatorname{VAL}(V \$(1))$
1130 YAWA $(6)=\operatorname{VAL}(V \$(0))$
1140 YAWA (8) $=$ YAWA (6): YAWA(9) $=Y$ AWA $(6): Y A W A(10)=Y A W A(6)$
1150 FOR Z = 1 TO 10
(continued)
views will show movement of the arm from all directions at once. To synchronize the "real data" from the exoskeleton (discussed in Part 1 last month) with this graphic virtual representation, the data measurements must start from some known point. The "zeroing mode" yields a bit of flexibility in determining the "at rest" position. As long as both the input device and the PC program (see Listing 1) agree, all should be happy. I chose to use the arm hanging down at my side with the palm back and grip open as the "zero" or "calibration" point. This will be the initialized position when the program is started.

## THE EXOSKELETON'S DATA

It is essential to understand how the data output by the exoskeleton reflects real movements so we can reconstruct the "Virtual Arm." Refer to Figure 1 and Photo 1 to identify the position of each point (or joint) and angle measuring sensor (potentiometer).

Notice that the Z-axis is used as the continuous and common axis throughout the length of the body. This simplifies the interaction between axis movements. The Virtual Arm is constructed from lines drawn between two points in stick figure fashion. The points' positions are determined first by the program's initial "zero" position and thereafter by data received from the exoskeleton.

## DEFINING THE VIRTUAL WORLD

To model the arm, I chose to start with a connection from the ground [point 0) to the shoulder (point 1). This simulates the body (lever 1) from the feet to the shoulders. The connection from the shoulder (point 1) to elbow (point 2) becomes lever 2 and simulates the upper arm. The lower arm is from point 2 to point 3 , and the wrist is lever 3. The hand is made up of four main levers. The first (lever 4) is from the wrist to the thumb joint (point 4), and the second (lever 5) is from the thumb joint to the finger joint (point 5). Lever 6 represents the fingers from the joint at point 5 to the tip at point 6. The last lever (7) is made from the thumb at the joint at point 4 to the tip
at point 7. See this illustrated in Figure 1. Just for aesthetics, I added three extra fingers (little, ring, and pointer). All fingers will move together.

Every joint is represented as two levers connected between three points. Each joint's position is based on the previous joint's position and has (potentially) three rotational axes. The Z-angle (pitch) is a CW (clockwise) or CCW (counterclockwise] rotation as viewed from the side. The X -angle (roll) is a CW or CCW rotation as viewed from the front. And the Yangle (yaw) is a CW or CCW rotation as viewed from the top. In reality, the arm's movements are limited to partial rotation and in only particular axes depending on the joint. This reduces the computations from three dimensions times five joints (15) down to just eight (the number of positional sensors being used).

The first calculations determine the position of each joint in the universe and are derived using a polar coordinate system (Figure 2). This designates the first point as the polar origin or center of the universe. To find the second point's location, use the angular directions from the last point (in this case the polar origin) using the X - and Y -angles (based on the previous $Z$-angle-assumed to be 0 for the first calculation) and move outward in that direction by the length of the body part being simulated. The Z-angle will affect the next point's Xand Y -angles.

By placing a joint at the center of the universe, the movement of a second joint pivoting about the first affects what is viewed from the three perspectives: top, front, and side.

Viewing from the front, the point's "width" position is affected by the $Y$-angle and the $Z$-angle, and the "height" position is affected by the X angle and the $Z$-angle.

FVPX 1 1) [front view width X] = FVPX(0) [joint X-axis point] $+\mathrm{L}(1)$ [full length of the lever] $\times \sin (\mathrm{Y}$-angle) [or $\sin (Z-$ angle)]

FVI?Y( 1) [front view height Y$]=$ FVPY(0) [joint Y -axis point] $+\mathrm{L}(1)$ [full length of the lever] $\mathrm{x} \cos (\mathrm{X}$-angle) (or $\cos (Z$-angle)).

Listing |-conti nued

1160 YAWA $(Z)=Y A W A(Z)+Y A W O(Z)$
$1170 \operatorname{ROLLA}(Z)=\operatorname{ROLLA}(Z)+\operatorname{ROLLO}(Z)$
$1180 \operatorname{PITCHA}(Z)=\operatorname{PITCHA}(Z)+\operatorname{PITCHO}(Z)$
1190 IF ( $D\langle 4$ 4) THEN 1210
1200 LOCATE $1+Z$, 42: PRI NT Z: "XO+A="; INT(ROLLA(Z)): "YO+A="; I NT(YAWA(Z)); "Z0+A=": INT(PITCHA(Z))
1210 NEXT Z

1220 IF (D <> 1) THEN GOTO 2000
1230 FOR X $=0$ TO 7
1240 LOCATE $2+\mathrm{X}, 42:$ PRI NT "DATA": X; "="; VAL(V\$(X));" " 1250 NEXT X

2000 FOR $Z=1$ TO 10
$20100 P X(F P(Z))=P X(F P(Z)): O P X(T P(Z))=P X(T P(Z))$
$20200 P Z(F P(Z))=P Z(F P(Z)): O P Z(T P(Z))=P Z(T P(Z))$
$2030 \operatorname{OPY}(F P(Z))=\operatorname{PY}(F P(Z)): \operatorname{OPY}(\operatorname{TP}(Z))=\operatorname{PY}(T P(Z))$
2040 NEXT Z
2050 OCX = CX: OCY = CY: OCZ = CZ
3000 LOCATE 1, 42: PRI NT "CALC ANGLE SHI FTS \& SCREEN COORDI NATES"
3010 FOR Z = 1 TO 10
3020 I \$ = INKEY\$
3030 IF (I \$ = " ") THEN GOTO 3250
3040 IF (I\$ = "D" OR I $\$=" d ")$ THEN D $=1$
3050 IF ( $\$ \$=" n "$ OR $I \$=" N ")$ THEN $D=0$ : CLS
3060 IF (I \$ = "A" OR I \$ = "a") THEN D = 2
3070 IF (I\$="p"ORI\$="p") THEN D=3
3080 IF (I\$ = "0" OR I \$ = "0") THEN D = 4
3090 IF (REAL $=1$ ) THEN GOTO 3250
3100 IF $(I \$=" 1 ")$ THEN V $\$(0)=\operatorname{STR} \$(V A L(V \$(0))+10):$ LOCATE 2, 42: PRI NT "1-FINGER O/ C ": VAL(V\$(0))
3110 IF $(I \$="!")$ THEN $V \$(0)=\operatorname{STR} \$(V A L(V \$(0)) 10):$ LOCATE 2, 42: PRI NT "1-FINGER O/ C " VAL (V\$ (0))
3120 IF $(I \$=" 2 ")$ THEN $V \$(1)=\operatorname{STR} \$(\operatorname{VAL}(V \$(1))+10)$ : LOCATE 3, 42: PRI NT "2-WRIST O/C"; VAL(V\$(1))
3130 IF (I\$ = "@") THEN V\$(1) = STR\$(VAL(V\$(1))10): LOCATE 3, 42: PRI NT "2-WRIST O/C":VAL(V\$(1))
3140 IF $(I \$=" 3 ")$ THEN $V \$(2)=\operatorname{STR} \$(V A L(V \$(2))+10)$ : LOCATE 4, 42: PRI NT "3-WRIST L/R "; VAL(V\$(2))
3150 IF (I\$ = "非") THEN V\$(2)=STR\$(VAL(V\$(2))10): LOCATE 4, 42: PRI NT "3-WRIST L/R "; VAL(V\$(2))
3160 IF $(I \$=" 4 ")$ THEN $V \$(3)=\operatorname{STR} \$(V A L(V \$(3))+10)$ : LOCATE 5, 42: PRI NT "4-WRIST TW ST "; VAL(V\$(3))
3170 IF $(I \$=" \$ ")$ THEN $V \$(3)=\operatorname{STR} \$(V A L(V \$(3)) 10):$ LOCATE 5, 42: PRI NT " 4-WRIST TWST "; VAL(V\$(3))
3180 IF $(I \$=" 5 ")$ THEN $V \$(4)=\operatorname{STR} \$(V A L(V \$(4))+10)$ : LOCATE 6, 42: PRI NT "S-ELBOW O/C"; VAL(V\$(4))
3190 IF (I\$ = "\%") THEN $V \$(4)=\operatorname{STR} \$(V A L(V \$(4)) 10)$ : LOCATE 6, 42: PRI NT "5-ELBOW O C "; VAL (V\$(4))
3200 IF (I\$ ="6") THEN V\$(5) $=\operatorname{STR} \$(\operatorname{VAL}(V \$(5))+10)$ : LOCATE 7, 42: PRI NT "G SHOULDER F/B "; VAL (V\$ (5))
3210 IF (I\$ = "^") THEN V\$(5) = STR\$(VAL(V\$(5)) 10): LOCATE 7, 42: PRI NT "6-SHOULDER F/B"; VAL(V\$(5))
3220 IF (I\$ = "7") THEN V $\$(6)=\operatorname{STR} \$(\operatorname{VAL}(V \$(6))+10)$ : LOCATE 8, 42: PRINT "7-SHOULDER U/D "; VAL(V\$(6))
3230 IF (I\$ = "\&") THEN V\$(6)=STR\$(VAL(V\$(6))10): LOCATE 8, 42: PRI NT "7-SHOULDER U/D ": VAL(V\$ (6))
3240 IF ( $1 \$=" 8 ")$ THEN $V \$(7)=\operatorname{STR} \$(\operatorname{VAL}(V \$(7))+10)$ : LOCATE 9, 42: PRI NT "8-SHOULDER TW ST " : VAL(V\$(7))
3250 IF $(I \$=" \star ")$ THEN $V \$(7)=\operatorname{STR} \$(\operatorname{VAL}(V \$(7)) 10)$ : LOCATE 9, 42: PRI NT "8-SHOULDER TW ST "; VAL(V\$(7))
$3260 \operatorname{YAWT}(T P(Z))=Y \operatorname{AWT}(F P(Z))+$
(YAWA(TP (Z)) * COS(PITCHT(FP(Z)) * Q)) + $(\operatorname{ROLLA}(T P(Z)) * \operatorname{SIN}(P I T C H T(F P(Z)) * Q))$

See the front view in Figure 3 for a visual rendering of these ideas.

Viewing from the side, the point's "depth" position is affected by the Xangle and the Z-angle, while the "height" position is affected by the Xangle and the Z -angle.

RVPZ(1) [right view depth] = RVPZ(0) [joint Z-axis point] $+\mathrm{L}(1)$ [full length of the lever] $\mathrm{x} \cos (\mathrm{X}$-angle) (or $\cos (\mathrm{Y}$-angle) $)$

RVPY(1) [right view height] = RVPY(0) [joint Y -axis point $+\mathrm{L}(1)$ [full length of the lever] $\mathrm{x} \cos (\mathrm{X}$-angle) [or $\cos (Z$-angle)]

See the side view in Figure 3 for a visual representation of the points viewed from this perspective.

Viewing from the top, the $X$-axis point's "width" position is affected by the $Y$-angle and the $Z$-angle, and the "depth" position is affected by X-angle and the $Y$-angle.

The TVPX $(1)$ [top view width] $=$ TVPX $(0)$ [joint X -axis point] $+\mathrm{L}(1)$ [full

```
Listing I-continued
3270 ROLLT(TP(Z)) = ROLLT(FP(Z)) +
    (ROLLA(TP(Z)) * COS(PITCHT(FP(Z))* 0))
    (YAWA(TP(Z))* SIN(PITCHT(FP(Z)) * 0))
3280 PI TCHT(TP(Z)) = PITCHT(FP(Z)) + PITCHA(TP(Z))
3290 IF (D < 2) THEN GOTO 3330
3300 LOCATE 1 + Z, 42: PRINT Z: "TXA=": I NT(ROLLT(TP(Z) );
3310 PRI NT "TYA="; INT(YAWT(TP(Z)));
3320 PRINT "TZA=":INT(PITCHT(TP(Z)))
3330 PX(TP(Z)) = PX(FP(Z))
    (COS(YANT(Z)*0)* COS(ROLLT(Z)* 0)* L(Z))
3340 PY(TP(Z)) = PY(FP(Z)) +(SIN(ROLLT(Z)*Q)* L(Z))
3350 PZ(TP(Z)) = PZ(FP(Z)) +(SIN(YAWT(Z) * Q ) * L(Z))
3360 IF (D & 3) THEN GOTO 3380
3370 LOCATE 1 + Z, 42: PRI NT Z; "PX="; INT(PX(TP(Z))); "PY=";
    INT(PX(FP(Z))); "PZ=": INT(PZ(TP(Z)))
3380 NEXT Z
3390 IF CC = 3 THEN CX = PX(6) + INT(.5* (PX(7) PX(6)))
3400 IF CC = 3 THEN CY = PY(6) + INT(.5 * (PY(7) PY(6)))
3410 IF CC = 3 THEN CL = PZ(6) + INT(.5 * (PZ(7) PZ(6)))
3420 IF ABS(PX(7) CX) < 5 AND ABS(PY(7) CY) < 5 AND
        ABS(PZ(7) CL) < 5 THEN CC = CC OR 1 ELSE CC = CC AND }
3430 IF ABS(PX(6) CX) < 5 AND ABS (PY(6) CY) < 5 AND
    ABS(PZ(6) CL) < 5 THEN CC = CC OR '2 ELSE CC = CC AND 1
4000 LOCATE 1, 42: PRI NT "ERASI NG/ REDRAWNG SCREEN'
4010 FOR Z = 1 TO .0
```

(conti nued)

## NEW! UNIVERSAL DALLAS DEVELOPMENT SYSTEM from $\$ 199$ !



- It's a complete single board computer!
- One board accommodates any 40 DIP DS5000, 40 SIMM DS2250, 40 SIMM DS2252, or 72 SIMM DS2251, 8051 superset processor! Snap one out, snap another in.
- Programs via PC serial port. Program lock \& encrypt.
- LCD interface, keypad decoder, RS232 serial port, 8-bit ADC, four 300 mA 12 V relay driver outputs.
- Power with 5VDC regulated or 6-13 VDC unregulated
- Large prototyping area, processor pins routed to headers
- Optional enclosures, keypads, LCDs, everything you need
- BCI51 Pro BASIC Compiler w/50+ Dallas keywords $\$ 399$ SYSTRONIX ${ }^{\circledR}$ TEL: 801. 534. 1017 FAX: 801. 534.1019 555 South 300 East Sat Lake City, UT, USA 84111


## TW523 PowerLine Interface Kits

Interface your computer to transmit and receive X-IO codes over your AC power line. Real-time control. Each kit contains the X- 10 TW523, cable, external DB25/RJ 11 connector, documen-


HC2000 V2.1 TW523
Control language (DOS)


## GO ONLINE FOR FREE

Complete range X-10/Leviton. Universal remotes (RS232), DSC al arns. VI SA MC/ AMEX accepted. Volume Discounts.
 Baran-Harper Group, Inc. Orders: (800) 661-6508 Fax: (905) 471-3730 Technical: (905) 294-6473 BBS: (905) 471-6776/9574

```
Listing I - cont i nued
4020 LI NE (TVPX + (OPX(FP(Z)) * AR), TVPZ OPZ(FP(Z)))
    (TVPX + (OPX(TP(Z)) * AR), TVPZ OPZ(TP(Z))), 0
4030 LI NE (TVPX + (PX(FP(Z)) * AR), TVPZ PZ(FP(Z)))
    (TVPX + (PX(TP(Z)) * AR), TVPZ PZ(TP(Z))), 1
4040 LI NE (RVPZ + (OPZ(FP(Z)) * AR), RVPY OPY(FP(Z))).
    (RVPZ + (OPZ(TP(Z)) * AR), RVPY OPY(TP(Z))), 0
4050 LI NE (RVPZ + (PZ(FP(Z))* AR), RVPY PY(FP(Z)))
    (RVPZ + (PZ(TP(Z)) * AR), RVPY PY(TP(Z))), 1
4060 LI NE (FVPX + (OPX(FP(Z)) * AR), FVPY OPY(FP(Z)))
    (FVPX + (OPX(TP(Z)) * AR), FVPY OPY(TP(Z))), 0
4070 LI NE (FVPX + (PX(FP(Z)) * AR), FVPY PY(FP(Z)))
    (FVPX + (PX(TP(Z)) * AR), FVPY PY(TP(Z))), 1
4 0 8 0 ~ N E X T ~ Z ~
4090 Cl RCLE (TVPX + (OCX * AR), TVPZ OCZ), 5, 0
4100 Cl RCLE (TVPX + (CX * AR), TVPZ CZ), 5, 1
4110 Cl RCLE (RVPZ + (OCZ * AR), RVPY OCY), 5, 0
4120 Cl RCLE(RVPZ + (CZ * AR), RVPY CY), 5, 1
4130 Cl RCLE (FVPX + (OCX * AR), FVPY OCY), 5, 0
4140 Cl RCLE (FVPX + (CX * AR), FVPY CY), 5, 1
4150 GOTO 230
```


length of the lever] $x \sin (Y$-angle) (or $\sin (Z-a n g l e))$

The TVPZ(1) [top view depth] = TVPZ(0) [joint Z-axis point] +L(1) [full length of the lever] $x \cos (X$-angle) [or $\cos (\mathrm{Y}$-angle)]

See the top view in Figure 3 for the drawing showing this point of view.

As each new lever and joint is added, a new point is created in the space that is based on the present location of the last point. The new point's X -, Y -, and Z -angles are relative to all the previous points going back to the base (center of the universe). In this way, new points are affected only by older points. For example, if only the wrist joint moves, the fingers move with the wrist, but the elbow does not. However, if the elbow moves, so do the wrist and fingers.

Computing a new point's position is based on the previous point's position as the base to the new location's relative offset direction. An offset of 0 (on all axes) just continues in the same direction as that of the previous point.

Once the polar angle positions are calculated and stored in the polar joint array for all the joints (points), they are converted into a linear coordinate system so the resulting $X, Y$, and $Z$ components can be used to visualize the new position (and relative movement) on the PC screen.

The linear coordinate system consists of three axes (as in the polar coordinate system), but instead of measuring each axis's rotational angle to the point in space, the measurement consists of how far along the axis the point is from the center to where the point creates a right angle with the axis. Each polar coordinate point identified by an X -, Y -, and Z-angle from the center of its universe is converted to a linear coordinate identified by $\pm \mathrm{X}-, \mathrm{Y}$-, and Z-axis distances from the same center of the universe. See Figure 4.

## PC PROGRAM

The PC's BASIC program begins with an opening of a COM port for data reception, followed by an account
of all variables used. Included here are the $X, Y$, and $Z$ points (which are both joints and the ends of connection levers]. A second set of these points is also kept: the first set describes the new positions (for drawing) and the second set describes the old positions (for erasing). In addition, three sets of $X$-, Y -, and Z -axis angles are kept for each point: the original $X-, Y$, and $Z$ axis angle; the joint's present $X$-, $Y$-, and $Z$-axis angle; and the total for each axis up to this joint. Finally, two link variables are used. These are responsible for linking the $X, Y$, and $Z$ points in the right order to build the model.


Figure 2-The first calculations determine the position of each joint in fhe universe and are derived using a polar coordinate system.

Each point is defined by an array number; all the variables associated with that point have the same array offset. Some of these are predefined; for ex-

ample, which points will be connected by line segments, what are the initial X -, Y -, and Z -axis angles for each point, and what is the length of each line segment (body part].

The screen is put into $640 \times 200$ graphics mode and divided into four quadrants. The upper left is labeled "Top View," the lower left is the "Front View," and right side holds the "Right View." The top right quadrant is used to list items of interest (e.g., the eight incoming data angles produced by the exoskeleton).

At this point, the program enters an endless loop of collecting, computing, and displaying data. Five routines are used for this function. The first routine signals the external micro to send the eight data variables and then stores them in an array. The second routine saves the present $X, Y$, and $Z$ points in the variables used in the erasing routine. The third routine updates the total axis angle (for $\mathrm{X}, \mathrm{Y}$, and $Z$ ) for each joint from the original starting angle, the present data angle, and the total angles of all the previous joints. The forth routine computes new joint locations based on the $X$-, $\mathrm{Y}-$, and Z -axis angles' totals and the length of the line segment. Lastly, the three old views are erased by redrawing their line segments with the background color and the new views are drawn using the foreground color.

Figure 3-By placing a joint at the center of fhe universe, the movement of a second joint pivoting about the first affects what is viewed from three perspectives: front, side, and top.

For those of you who have not built the exoskeleton, I included a routine to enter joint movements via your keyboard. Answering the opening question, "Are you using the exoskeleton?" with "N" allows external data to be produced using the " $I-8$ " keys. Each press of a key will increment that joint's angle data by $10^{\prime \prime}$ [holding the shift key while pressing a number will decrement it by $10^{\circ}$ ).

Some people won't consider this to be real $V R$ because there is nothing in the virtual world to react with. For you, l've added a little something extra. See Photo 2. The arm can be used to pick up, move, and place a ball anywhere on the screen. But please be careful: you can also place it off the screen. I've lost more balls in my monitor than I care to admit.


Figure 4-For simplicity, only integer points are shown. However, the actual $X, Y$, and $Z$ coordinates can be any mixed number.

Screen updates are produced about once a second on slow machines, but this is based on displaying items of interest as well as movement updates.


Photo 2-The exoskeleton support software handles simple virtualreality by a/lowing you fo manipulate a ball on the screen using the exoskeleton device.

Sone corners have been cut to reduce computation times to a minimum since this is where most of the time is spent. If interest persists in the exoskeleton data input system, i could be coaxed into developing a driver for REND386.

Jeff Bachiochi (pronounced "BAH-key-AH-key") is an electrical engineer on the Computer Applications Journal's engineering staff. His background includes product design and manufacturing. He may be reached at jeff.bachiochi@circellar.com.

## SOFTWARE

Software for this article is available from the Circuit Cellar BBS and on Software On Disk for this issue. Please see the end of "ConnecTime" in this issue for downloading and ordering information.

## IR S

416 Very Useful
417 Moderately Useful
418 Not Useful

# IrDA-The IR Babel Buster 



## What

 good is theinfrared
interface on your
newest palmtop or PDA
when it can't be used to
talk to other people's
units? A consortium of
manufacturers agrees,
and the result is IrDA.
Find out more.

# SILICON UPDATE 

## Tom Cantrell

 revolution." The technology, thanks largely to the widespread use of "remotes" in the consumer electronics sector, is both proven and cheap.

Yet, it's exactly the bunny-like proliferation of the little beasts that gives pause. How many of you struggle with a quiver of handhelds to manage your entertainment center? Yes, it's not hard to conjure up a grim version of the IR future.,

Tom: Hi, I'm Tom.
Bill: Glad to meet you. I'm Bill, let's exchange business cards.
Tom: OK. I'll show you my PDA if you show me yours. Ho ho!
\{The carrier detect light flickers, but won't stay on)

Bill: Hmm, must be a problem. Let's move away from this window.
(They move away from the window, and then-with the carrier detect still flickering-perform kind of a fencing match, each trying to aim their PDA at the other's "sweet spot")

Tom: Oh, I know, I'm still running my TV protocol from last night.
Bill: No sweat, l've got a $950-\mathrm{nm}$ adapter in here somewhere.
\{Bill fumbles in his briefcase to extricate the adapter from a tangled deck of PCMCIA cards\}

Tom: Got it. Ain't technology grand.

## IRDA TO THE RESCUE

Fortunately, there's an IR compatibility alliance on the horizon: The Infrared Data Association, more affectionately known as IrDA.

The membership list is a Who's Who of system and silicon suppliers. Most notably, it includes existing IR players like HP, Apple, and Sharp who, until now, have been promoting their own proprietary offerings.

Now a gee-whizzy membership list isn't enough to guarantee a hopeful standards success-the ash heap of computing history is littered with a plethora of standards hopefuls that, although "blessed" by leading players, still didn't make it. Even when a standard succeeds, it's often a rather tortuous process. Witness SCSI-2, which, after many years of hem and haw, still isn't officially final. Considering buying one of the new "fast" (100-Mbps) Ethernet cards? Watch out, because there are two "standards" on the shelf [essentially the IEEE 802 committee version and the HP version) and they don't talk to each other.

Maybe this time. The IrDA members are all really true believers in doing the "right thing," even if it's their own ox getting gored. Or maybe it's just battle fatigue, with RISC versus CISC, Windows versus Mac, and the other religious wars having taken the air (mostly hot) out of would-be standards warriors.

Whatever the reason, it looks like IrDA is proceeding toward a final standard at a relatively blistering pace. Notably missing-at least on the surface-is the infighting, back stabbing, and self-dealing that usually characterizes such efforts.

So start looking for the IrDA logo (Figure 1) on any gear you buy or risk being the lonely wallflower at the IR party.


Figure 1-The IIDA logo should soon begin appearing on your favorite portable computing equipment.


Figure 2-Though the IrDA format is similar to that used by conventional UARTs, it instead uses short pulses to save precious battery power.
for signaling. For most of you this is old hat by now; S-bit characters are transferred leastsignificant bit first, framed by start and stop bits, and so on. Note that IrDA links are defined as halfduplex (a device can either talk or listen, but not both at the same time). There's

## I'M OK, UART OK

One factor in the smooth acceptance of IrDA may be that, unlike more grandiose efforts, the scope of the standard is strictly limited to "walk up" (i.e., close-proximity, line-of-sight, point-to-point) data transfers. It doesn't address the "diffuse" IR "wireless-LAN" schemes that are designed to bathe an entire office and must support many-to-many communications. Lovers of chaos will find all they need in the diffuse IR arena, which really needs an IrDA-like standards effort of its own.

The basic parameters-speed and distance-of the IrDA specification scheme were dictated by the key constraints of the portable equipment folks, namely low cost and low power.

Thus, the distance between transferees is limited to O-I meter, though manufacturers can support larger spans (e.g., up to 3 meters) at their discretion. Interestingly, the "zero meter" part was driven by a human factors issue: when a transfer isn't going well, the first thing Joe/ Jane Consumer will do is poke their gizmo right up against the balky recipient. As you'll see, this has nontrivial design implicationsspecifically the need for some kind of variable threshold automatic gain control.

Refreshingly for a business in which NIH always lurks nearby waiting to pounce, the IrDA folks adopt a simple UART scheme

Figure 4-Without some kind of communications protocol, a scenario in which three (or more) devices are within view of each other could cause problems. IIDA uses HDLC to combate the problem.


The wide range (almost 50: 1) of transfer rates reflects the scope of devices addressed by the standard. A data rate of 2400 bps may be all that a tiny 4-bitter can bit bang, while 115.2 k is where most PCs poop out.

Though UART-like, there are a few subtleties as shown in Figure 2. N otably, the UART's normal "level" output is changed to a "pulse" that occupies only a fraction of the bit time. Obviously, the idea is to minimize the IR LED's on time and, thus, power consumption. In principle, this demands more accuracy from the bit sampling logic, but in actual practice the accuracy of UART clockstypically crystal controlled-eliminates the concern. Besides, most in the IrDA transfer rates of 2400 ,


Figure 3-California Wireless uses a front-end signal conditioning scheme to clean up any unwanted signals.
$9600,19.2 \mathrm{k}, 38.4 \mathrm{k}, 57.6 \mathrm{k}$, and 115.2 k , which are the usual rates supported by a PC serial port. Yeah, it doesn't sound like much when everyone is hyping Mega and even Giga goodies, but just how much bandwidth do you need to transfer a business card anyway!

UARTs actually sample only once in the middle of the bit cell anyway, so why keep the LED on the entire time?

IrDA defines the LED on time as between $1.6 \mu \mathrm{~s}$ and $3 / 16$ of the bit time. The $1.6-\mathrm{p}$ spec minimizes power consumption, but may be too quick for lowest-cost implementations to deal with. They can fall back on the more leisurely $3 / 16$ option.

Power consumption is heavily (inverse squared law) related to distance, a factor behind the minimum I-meter and the optional 3 meter compromise. However, the typical speed/ power relationship doesn't hold
when it comes to the transfer rate. In the case of a fixed pulse width design, the data rate impacts only the time between pulses, not their duration. In other words, the total LED on-time will be the same for a given data transfer, whatever the data rate.

The variable pulse width ( $3 / 16$ of bit time) is even more paradoxical, in that LED on-time for a given data transfer will increase linearly as the inverse of the data rate. In other words, it takes less power to go faster. Thus, a powerreducing design goal is to wring out as many bits per second as you can.

## BLINDED BY THE LIGHT

Compared to an RS-232 connection with nice thick wires and twodigit voltage swing, bits hitchhiking on photons face a much rougher ride.

Besides the fact the signal level varies with distance and orientation, unexpected turbulence is likely to occur thanks to interference from a variety of light sources that contain IR components. Sources of interference include sunlight, incandescent lamps, and switched fluorescent lights.

Worse, assuming IR migrates along with PCs and PDAs into the home, what about all the other consumer IR gadgets such as TV remotes and wireless headphones? While IrDA calls for an $880-\mathrm{nm}$ wavelength, that's pretty darn close to the $950-\mathrm{nm}$ bouncing around your den.


Figure 5-The Crystal Semiconductor CS8130 supports both IIDAformat and typical television-type IR formats.

A reference design by California Wireless (Photo ו) shows the type of front end signal conditioning (Figure 3) required to clean things up. Comparator U1 serves as a variable threshold detector to deal with DC bias that determines whether the environmental IR ambiance is bright or dark. The threshold setting is key to the tradeoff between accuracy and distance. If overly sensitive, lots of false zero bits will be detected. If too deadened, transmissions will get lost at ever shorter distances. The rest tackles switched interference by implementing a bandpass filter to reject low-frequency ( 60 Hz ) hum and high-frequency noise.

The IrDA technical committee has performed a variety of reliability
tests and for the most part, results are quite good.

One question is whether IrDA can drive your consumer electronics gear crazy. Imagine you're working on the computer at home and start an IrDA transfer. All of a sudden, your TV turns on and switches to "Laverne \& Shirley" reruns. Worse, you can't change the channel, lower the volume, or even turn the thing off! Fortunately, testing shows that television IR receivers seem quite immune to $\operatorname{IrDA}$.

The other side of the coin is whether rogue IR can disrupt an IrDA transfer. While it's probably a good idea to filter sunlight, typical home lighting conditions are no threat to the standard's $10^{-9}$ Bit Error Rate spec.


Figure 6-TheCS8130EV board provides instant irDA with all the accompanying components.

However, testing did show it's possible to glitch a transfer if you blast your TV remote right at an IrDA receiver. Fortunately, higher layer software protocols can provide error recovery to protect even the most rabid channel surfers from shooting themselves in the diode.

## WHO'S ON FIRST

Speaking of software, IrDA is also defining the IRLAP (IR Link Access Protocol) to establish and ensure the integrity of communication links.

Though ostensibly a simple "point-to-point" link, it's clear that IR isn't as pointy as a good old-fashioned wire. Consider the situation in Figure 4. Obviously a scheme is needed to figure out who's talking to whom, lest everyone talk at once or a device end up talking to one partner and listening to another. Also, whether due to low battery or the shaky aim of an aging society, the protocol must handle error detection and recovery.

Rather than reinventing the wheel, IrDA has adopted an HDLClike (High-level Data Link Control) protocol. HDLC has been around for many years, notably serving as the basis for mainframe (remember them?) communications. Perhaps its most popular incarnation these days is as the core of Apple's LocalTalk.

The key points of HDLC are that it is a primary/ secondary scheme in which multiple secondary devices can communicate with a single primary station that's in charge of who gets to talk and when. Transfers occur in packets that consist of address information, data, and CRC. In fact, there are three distinct packet types: $U$ (Unnumbered), S (Supervisory), and I (Information).

Resolution of situations like Figure 4 is handled by an initialization and a "discovery" process that's kind of like a bunch of yuppies networking: "Who are you! What can you do for me? Glad you met me." Everyone starts at 9600 bps and then negotiates for a higher data rate.

## ANTE UP

Before you fire up your soldering gun, be warned that to drive on the

## PIC16C5x Rea-tine Emelatar

Introducing RICE\%-5x and RICE5x-Junior, real-time in-circuit emulator5 for the PIC16C5x familv_ microcontrollers: affordable, feature-filled development systems from

- Suggested Retail for 1.5 . only

RICE16 Features:
Real-time Emulation to 20 MHz

- PC-Hosted via Parallel Port
- Support all oscillator type5
- BK Program Memory

■ 8K by 24 -bit real-time Trace Buffer

- Source Level Debugging
- Unlimited Breakpoints
- External Trigger Break with either "AND/OR" with Breakpoints
- Trigger Outputs on any Address Range
- 12 External Logic Probes
- User-Selectable Internal Clock from 40 frequencies or External Clock
- Single Step, Multiple Step, To Cursor, Step over Call, Return to Caller, etc.
■ On-line Assembler for patching instruction

-Support 16C71,16C84 and 16064 with Optional Probe Cards
- Easy-to-use Windowed Software
- Comes Complete with TASM16 Macro Assembler, Emulation Software, Power Adapter, Parallel Adapter Cable and User's Guide
- 30-day Money Back Guarantee
- Made in the U.5.A.

RICE5x-Junior supports PIC16C5x family emulation up to 20 MHz . It offers the same real-time features of RICE16 without the real-time trace capture.

## :HA GMO Procanmers

Advanced Transdata Corp. also offers PRODUCTION QUALITY
gang programmers for the different PIC microcontrollers.

- Stand-alone COPY mode from a master device ■ PC-hosted mode for single unit programming • High throughput ■ Checksum verification on master device ■ Code protection ■ Verify at 4.5 V and 5.5 V ■ Each program cycle includes blank check, program and verify eight devices - Price5 start at \$5y


PGM16G: for 16C5x family
Throughput: 16C54.4 seconds
( 8 devices) 16c57: 10 seconds


PGM47: for 16C71/84 16C7: 10 seconds 16C84. 15 seconds


PGM17G: for 17C42
17C42: 13 seconds

## Call (27) 980-2960 tobay for ar ren cadog

ForRICE16.ZIP and other product demos, callour BBS at (214)980-0067.

Advanced Transota Corporation Tel (2141999-2999
14330 Midway Road, Suite 104. Dallas, Texas 75244 Fax (214) 980-2937

IrDA highway, you've got to get a license.

Turns out that the IrDA is largely based on HP's SIR (Serial Infrared) scheme (used in products like the HP95LX and Omnibook), a technology for which they have certain patents.

Lest you protest too much, my impression is that HP is being "forced" to make people pay in order to ensure the "validity" of their patents. It's only fair to point out that HP didn't start the intellectual property arms race and they won't finish it. For good or for bad, it appears the days of "free" standards are over.

Fortunately, you can skip the legalities and simply buy a chip from one of the IrDA roster's many IC suppliers, a good example being the Crystal Semiconductor CS8130 shown in Figure 5. Besides avoiding "party of the first part" heartburn, an integrated IC eliminates the need to fuss with all those resistors and caps. As shown in Figure 6 (the Crystal CS8130 EV board), simply add LEDs, PIN photodiode, and a crystal-voilà, instant IrDA.

The CS8130 is set up (e.g., data rate select) via TXD when the D/ C *


Photo 2-The TEMIC TSHA550 GaAIAs 875-nmIR LED and BPV23NF photodiode are perfectly matched and ideal for use in $\operatorname{IrDA}$ interfaces.
[Data/ Command) input (typically connected to a modem control signal) is driven low. Otherwise ( $\mathrm{D} / \mathrm{C}^{*}$ high], RXD and TXD simply pass data transparently between the computer and IR sides. The FORM/BSY output has dual use, indicating the IR format (the chip supports both IrDA and TV formats] or busy handshaking. The XTALIN and XTALOUT pins connect


Photo 1-California Wireless IrDA reference board.
to either a $1.8432 . \mathrm{MHz}(16 \times 115.2 \mathrm{kbps})$ or $3.6864-\mathrm{MHz}$ (depending on the CLKFR strapping] crystal.

Dual outputs can drive two LEDs or a single LED at four levels determined bv the current-limiting resistors. The TSHA550 GaAlAs, $875-\mathrm{nm}$, IR LED from TEMIC is a good choice, consuming on the order of 100 mA @ 1.5 volts. At only $\$ 0.31$ in thousands, you can certainly afford to use two in the equivalent of a car's high-beam/ low-beam configuration. A smart transmitter can "hit the brights" for maximum visibility.

On the receiving end, TEMIC offers a well-matched mate in the BPV23NF photodiode (Photo 2) which features a spherical lens for increased sensitivity (quoted as 80\% better than a flat package) and wide $\left( \pm 60^{\circ}\right)$ viewing angle. Better yet, it's only $\$ 0.37$ in thousands.

At the time of this writing, the CS8130 price wasn't final, but you can probably put together an entire IrDA setup-IC, crystal, and diodes-for less than $\$ 5.00$ in moderate volumes. With increased volume and competition, the cost will likely fall to a couple of bucks, certainly making

IrDA a must for any well-connected communicator.

Tom Cantrell has been an engineer in Silicon Valley for more than ten years working on chip, board, and systems design and marketing. He can be reached at (510) $657-0264$ or by fax at (510) 657-5441.

## CONTACT

California Wireless, Inc.
618 Enos Ct.
Santa Clara, CA 95051
(408) 249-7300

Fax: (408) 249-7301

Crystal Semiconductor Corp.
P.O. Box 17847

Austin, TX 78760
(512) 442-7555 x3253

Fax: (512) 445-7581

Infrared Data Association (IrDA) P.O. Box 495

Brookdale, CA 95007-0495
(510) 943-6546

Fax: (510) 934-5241

TEMIC Customer Development 2201 Laurelwood Rd.
Santa Clara, CA 95054
(800) 554-5565 x25

Fax: (408) 970-3950

## I R S

419 Very Useful
420 Moderately Useful
421 Not Useful

# Add Some Code to the BIOnet 



## Network-

 ing hardware is pretty
## worthless without some

control code. John
brings the BIOnet to life

## with a mix of C and

## assembler routines.

## EMBEDDED TECHNIQUES

John Dybowski


network. This control/ sense network would most likely form the basis of a fixed-base premises monitoring system. It could function equally well as the backbone of an industrial equipment and apparatus monitoring system. Although a variety of ways exist to acquire binary data without the use of any wiring-RF, IR, or even power line-it is well known that wired communications offers higher levels of security when supervising critical operations. The BIOnet provides the advantages of a hardwired system while dealing with some of the difficulties associated with configuring a wired system. This is accomplished by providing bidirectional communications and power over a single, lowcost, twisted-pair cable.

A standard configuration accommodates up to 30 outlying satellite units for a total of 60 inputs and 60 outputs. Applying a slight twist to the technology, the BIOnet is supported by the compact ec. 25 Data Collection Computer and can function as a data acquisition subsystem. Combined with the local digital I/ O, analog I/ O, RS-485 and RS-232 serial I/ O, and user I/ O via keypad and display, the ec. 25 stands ready to function as a complete portable (or stationary) data collection and processing center. And being optimized for low-power operation, the ec. 25 is capable of operating from line power with battery backup or from just battery for extended periods.

Since I was running out of space last month, I had to start off with a
description of the second-level processing that supports the BIOnet. This discussion took hardly any space at all since the second level operates as the intermediary between the application and the driver. It manipulates data and hands off the real work to the BIOnet driver code. This driver, shown in Listing 1, is written entirely in assembly language and is where the line communications are actually managed. Hopefully by the time I conclude this column, it will be apparent why I selected assembler as the language of choice for coding such bit-intensive operations.

Essentially, the driver program has two user-callable entry points. As you would expect, these perform the two most essential operations associated with network communications: reading from and writing to a single satellite module. BIOnet communications are carried out over a single twisted-pair cable that is also used for supplying power to the network constituents. In this scenario, the processor has the capability of injecting 15 V and 0 V onto the line by turning on one of two control bits. These bits drive either a high-side or a low-side switching transistor into saturation, providing nearly a full-rail swing. The intermediate $7.5-\mathrm{V}$ level is established via a resistor divider and is the default condition when both transistors are off. The line is monitored using a simple inverting voltage comparator that switches at about a 5-V threshold. If the line voltage exceeds this threshold, it is interpreted as a "one" bit; if it is less than 5 V , it is a "zero" bit. It is just through the use of these two output and one input bits that communications with the satellite modules is maintained.

There are different ways you can go about writing peripheral drivers. Sometimes circumstances permit you to code the functions as you conceptualize the algorithms in your mind. Then there are those cases where the implementation details bear little resemblance to the underlying organization. There are many valid reasons for departing from rational coding techniques, but usually the driving force is some pragmatic constraint.

Listing I－－The BlOnet driver code is where the real work happens in communi cating with remote modules．
；GLOBAL ENTRY POI NTS
PUBLI C EnableBio
PUBLI C DisableBio
PUBLI C BIO＿READ
PUBLI C BIO＿WRITE
：EXTERNAL REFERENCES

| SENSE | equ | p2．0 |
| :--- | :--- | :--- |
| BIO＿EN | equ | p2．1 |
| L15 | equ | p2．2 |
| LO | equ | p2．3 |
|  |  |  |
| LEINTO | CODE SEGMENT |  |
| PROG | SEGMENT | CODE |
| RSEG | PROG |  |

；DELAY ROUTINE FOR $10-\mathrm{kHz}$ SCAN RATE
DELAY＿25US：
MOV R1．非12
DJ NZ R1．\＄
RET
DELAY＿5OUS：
MOV R1，非24
DJ NZ R1，\＄
RET
；TRANSMIT A ONE BIT OVER BI Onet
XMIT＿ONE：

| SETB | LO |
| :--- | :--- |
| CLR | L15 |
| CALL | DELAY $50 \cup S$ |
| SETB | LO |
| SETB | $L 15$ |
| CALL | DELAY $50 U S$ |
| RET |  |

；TRANSMIT A ZERO BIT OVER BI Onet
XMIT＿ZERO：

| CLR | L15 |
| :--- | :--- |
| CLR | LO |
| CALL | DELAY＿50US |
| SETB | LO |
| SETB | L15 |
| CALL | DELAY＿50US |
| RET |  |

；TRANSMIT SYNC PATTERN OVER BI Onet XMIT＿SYNC：

CALL XMIT＿ZERO
MOV R0，非
XSS1：
CALL XMIT＿ONE
DJ NZ RO．XSS1
CALL XMIT＿ZERO
RET
；TRANSMIT BI T FIELD OVER BI Onet
；INPUT：ACC CONTAI NS BI T PATTERN
；RO CONTAI NS BI T COUNT
XMIT＿FIELO：
XTTO：
RRC A
JC XTT2
XTT1：
CALL XMIT＿ZERO

Often，program or data memory limitations tend to cramp your style， or you may be approaching your processor＇s performance limits．

When faced with such formidable constraints，engineers usually have no choice but to fall back to less－than－ structured programming techniques． Ideally，it＇s best to partition your code among several layers of virtual processes．This tends to distribute the complexity and permits you the luxury of incrementally developing and debugging the algorithms．As usual，it pays to consider the overall issues before getting too far along．This is especially true when working with some of the popular 8－bit processors that are actually single－chip microcon－ trollers with external memory added．

The first thing to go in such an arrangement is stack space since it is often implemented in on－chip memory and therefore is of fixed and limited size．With heavy interrupt activity， particularly with multiple levels of interrupt priorities，you could easily swamp the stack region if the mainline code is layered too heavily．And when it＇s necessary to squeeze maximum performance out of a minimal proces－ sor，the first thing you usually want to do is limit your stack manipulations and the associated overhead．

The end result of this brute－force approach to performance enhancement is straight－line code．Although such coding needn＇t be totally unstructured， and if done properly can actually prove to be quite intelligible，but it does fall short of the ideal．The fact is，when using economical processors，you have to know when it＇s appropriate to apply what academic types would tell you are inappropriate programming techniques．Fortunately，this is not the case with the BIOnet driver I＇m going to show you．Consequently，I will proceed by starting with the smallest pieces and working upwards．

Sometimes you just can＇t seem to be fast enough no matter what you do． Then there are times when the situation is entirely different and you find you＇ve got time to burn．Commu－ nications over the BIOnet can be carried out at up to 20 kHz ．Due to the simple electrical line driving scheme I
am running，I find I can squeeze a little more distance out of the network by running it at a more pedestrian 10 kHz ．With such low throughputs，it should be no problem sustaining the maximum $20-\mathrm{kHz}$ data rate even using a rather anemic processor．Rather than waste time running delay loops or executing endless sequences of NOPs， it＇s much better to take advantage of those extra clock cycles to render the code in as straightforward and compre－ hensible manner as possible．

Having established that a $10-\mathrm{kHz}$ data rate is adequate for our purposes， the first thing to do is to define a couple of time delay routines in order to fill out a half－bit time and a full－bit time．Precision is not a requisite function as far as BIOnet communica－ tions goes，so no attempt is made to tune the delay loops to compensate for the surrounding code．Actually，the specified satellite communications rate extends all the way from 20 kHz down to DC．Note these figures strictly define the communications parameters and not the system parameters．Holding the line low at 0 Hz would obviously deprive the network of power in short order since the data line is rectified and filtered to provide power at the satellites．

The next couple of routines are designed to transfer the smallest communications component：a data bit．Pulling the line from 7.5 V to 15 V produces a＂one＂bit and taking the line from 0 V to 15 V generates a ＂zero＂bit．The simplest bit stream consisting of＂one＂and＂zero＂bits is the sync pattern．Prior to the actual transfer of information over the BIOnet，synchronization with the network satellites must be established． This is done by sending a＂zero＂bit followed by eight＂one＂bits followed by a final＂zero＂bit．X M I T＿SY NC performs this service using just a few lines of code now that the supporting functions have been established．

Comprehensible communications require the transfer of varying bit patterns of variable size．These fields are the constituents of data packets and are used to convey information such as the satellite address，the read or write operation，and the actual data

Listing l－continued

|  | SJ MP | XTT3 |
| :---: | :---: | :---: |
| XTT2： |  |  |
|  | CALL | XMIT＿ONE |
| XTT3： |  |  |
|  | DJ NZ | RO．XTTO |
| RET |  |  |
| ；TRANSMIT ADDRESS OVER BI On |  |  |
| ；INPUT：ACC CONTAI NS BI NAR XMIT＿ADDRESS： |  |  |
|  |  |  |
| ANL A，非11111B |  |  |
| MOV C．P |  |  |
| MOV ACC．5．C |  |  |
| MOV RO，非 |  |  |
| CALLRET |  |  |
|  |  |  |

；READ BI Onet BI TS
；INPUT：ACC CONTAI NS BI NARY ADDRESS
；OUTPUT：ACC CONTAINS PD，D1．DO in 3 Lsbs
BIO＿READ：
CALL XMIT＿SYNC
CALL XMIT＿ADDRESS
CALL XMIT＿ZERO ：READ COMMAND
MOV RO，非3
RSSO

| CLR | L15 |
| :--- | :--- |
| CALL | DELAY＿25US |

MOV C．SENSE
CALL DELAY＿25US
CPL
RRC
SETB L15
CALL DELAY 50US
DJ NZ RO．RSSO
SWAP
RR
ANL A，非111B
RET
；WRITE BI Onet BI TS
：INPUT：ACC CONTAI NS BI NARY ADDRESS
；$\quad$ B CONTAI NS D1，DO IN 2 LSBS
BIO＿WRITE：

| CALL | XMIT＿SYNC |  |
| :--- | :--- | :--- |
| CALL | XMIT＿ADORESS |  |
| CALL | XMIT＿ONE |  |
| MDV | A．B |  |
| ANL | A，\＃11B TE COMMAND |  |
| MOV | C．P |  |
| MDV | ACC．2．C |  |
| MOV | RO，\＃3 |  |
| CALL | XMIT＿FIELD |  |
| RET |  |  |

；ENABLE NETWORK PONER
EnableBI0：
CLR BIO＿EN
RET
；DISABLE NETYORK POMER
DisableBio：
SETB BIO EN
RET
END
to be transferred. XM I T_F I E LD accepts a bit pattern in the accumulator with the number of bits to transmit in RO. As the routine proceeds, the bits are tested in sequence and control is handed off to the low-level X M I T_O NE and X M I T_Z E RO routines as appropriate. N owthatXMIT_FIELDisinplace, which is a routine that simply transfers raw data bits, the next level of processing must deal with the actual data content.

XMIT_ADDRESS acceptsthe satellite address in the accumulator and assumes five significant bits of data. The unused bits are masked off and an even parity bit is generated and appended as the MSB. Before control is transferred to XM I T_F I E LD, RO is set to 6 to indicate the number of bits that are to be transmitted-five address bits and a parity bit.

The functions I've described thus far exist to serve the two main usercallable routines. These are defined as thepublic BIO_READ and BIO_WRITE entry points. B I O_READ is responsible for acquiring the status of the specified satellite module. This status consists of the state of the two input bits plus the parity bit. Playing it safe, I invoke the synchronization sequence prior to every read or write operation since the condition of the satellites somewhere out on the wire is-in my opinionalways questionable. Although it could be argued that it is wasteful to perform synchronization for every read or write operation, experience proves it to be the prudent thing to do. In any case, if network performance becomes such big issue, you could probably fall back to doing the synchronization once per network pass and still run fine.

The B I O_READ routine takes the S-bit satellite address via the accumulator as its input and returns the satellite status in the accumulator via the three LSBs. Following the issuance of the synchronization pattern, the satellite address is dispatched. At this point, the address has already been properly positioned in the accumulator and control is simply passed to XMIT_ADDRESS.

Next, a "zero" bit is transmitted which tells the satellite that this is a read operation. Immediately following

Listing 2-TheBIOnet driver routines in Listing 1 i nt erf ace to this second-leve/ support code written in C.
\#fpragma LARGE CODE
\#incl ude "reg5000.h"

```
#define Sense P2_0 /* 1 = 0 */
#define BioEn P2_1 /* 0 = on */
#define Line15 P2_2 /* 1 = on */
#define Line0 P2_3 /* 0 = on */
```

/* Del ay Routines for $10-\mathrm{kHZ}$ rate */
static void Delay25us(void)
unsi gned char c:
c $=6$;
while ( $\mathrm{c}^{--}$);
ret urn;
static void Delay50us(void)
1
unsi gned char c;
c $=14 ;$
while ( $\mathrm{c}^{--}$):
ret urn:
/* Transmit a one bit */
static void Xmitone(void)
(continued)

## Datrax 52 Computer

## Remote Terminal - Programmable Controller - Complete System

- $80 \mathrm{C5} 2 \mathrm{CPU}$
- High Speed Floating Point BASIC
- 32K Nonvolatile RAM
- 16K EPROM Programmer
- RS-232 Corn \& Printer
- Watch Dog Timer
- Eight $4-20 \mathrm{~mA}$ Inputs
- Four Discrete Inputs
- Four Relay Drivers
- 12 Diagnostic Lamps
- Extensive Surge Protection
- 12124 Vdc Power

Options:

- Bell Compatible 202 Modem
- Clock/Calendar
- 32 Bit Counter
- 4-20mA Output

The Datrax 52 is a computer aimed primarily for data acquisition, process control, and general SCDA applications. A target and development system using HIGH SPEED FLOATING POINT BASIC on a single board. For a complete description please call or FAX.

Data Track Systems
2829 Lewis Lane
Owensboro, KY 42301
Phone (502) 926-0873
FAX (502) 683-9873
the transmittal of this command bit, preparations are made for entry into the read loop. This loop executes three times to read the satellite's two input bits and the parity bit. The loop proceeds by first releasing the line to 7.5 V and, after a short delay, the input bit is read and positioned. The satellite is informed that the bit has been read and that it may stop driving the line. This is conveyed, in a rather blunt manner, by yanking the line up to 15 V. A fter three iterations of this loop, the code falls through and does the final bit positioning, then clears any superfluous bits, retaining only the three least-significant bits in the accumulator. These three bits and the PSW's parity bit are returned to the caller. Note that if an attempt is made to access a satellite that is not present, an idle line will be read which, by default, returns three "one" bits. This automatically registers as a parity error, which is the desired result.

B I O_WR I T E proceeds in a similar fashion, but following the transmission of the address, a "one" bit is sent to indicate that a write operation is to follow. The output bits are pulled out of the two LSBs of $B$ and an even parity bit is appended before XM I T_F I E LD is given control to transmit these three bits. Enabling and disabling the $15-\mathrm{V}$ power consists of nothing more than setting or clearing a port pin. For completeness, these functions are performed by a few callable routines.

## IF YOU INSIST

Having coded the BIOnet driver in assembler, it would be instructive to look at how these same functions could be rendered in a higher-level language such as C . Now, some might say that C is not really a high-level language at all and would maintain that it more resembles a stylized assembler in its ability to get close to the hardware. No matter how you rationalize it, the fact remains that some of the language's power and features tend to get in the way when you're trying to do things at the machine level. Although I've managed to go lower using $C$ than I would have thought practical, there comes a point where you definitely begin to work

Listing 2-conti nued
1
Li ne0 = 1; Li ne15 = 0; Delay50us(); Li ne0 = 1; Li ne15 = 1; Delay50us(); ret urn:
/* Transmit a zero bit */
static void XmitZero(void)
Line15 = 0;
Li ne0 = 0;
Delay50us():
Li ne0 = 1;
Li ne15 = 1;
Delay50us(); ret urn:
/* Transmit sync pattern */
static void XmitSync(void)
unsi gned char c :
Xm t Zeroo;
for ( $c=8$; c ! $=0 ; c-$ ) Xmitone():
Xmi t Zeroo;
ret urn;
1
/* Transmit a bit field */
static void Xmitfield (char FieldLength, char Bitfield)
1

```
    while (FieldLength--)l
        if (BitField & 1)
            Xmitone();
        el se
            Xmit Zer oO:
        BitField = Bitfield >> 1;
```

ret urn;
/* Transmit address */
static void XmitAddress(char Address)
1
ACC $=$ Address:
ACC \& = OxIf;
ACC $5=P$;
Address = ACC;
XmitField(6. Address);
return;
/* Read Satellite inputs */
voi d BIO_READ(void)
unsi gned char c :
unsi gned char Bits;
unsi gned char Address:
Address = ACC;
XmitSync();
(continued)

## Listing 2-continued

```
XmitAddress(Address);
XmitZero();
Bits = 0;
c = 3;
do {
    Li ne15 = 0;
    De1ay25us();
    if (!Sense)
        Bi ts |= 8;
    Bits = Bits >> 1.
    De1ay25us();
    Li ne15 = 1:
    Delay50us();
} while (--c);
ACC = Bits:
ret urn:
```

/* Wite Satellite outputs */
voi d BIO WRITE(void)
char Address, Bits;
Address = ACC
$\mathrm{ACC}=\mathrm{B}$;
ACC \& = 3;
ACC $2=P$
Bits = ACC
XmitSync(); oes your Big-Company marketing department come up with more ideas than the engineering department can cope with? Are you a small company that can't afford a full-time engineering staff for once-in-a-while designs?

Steve Ciarcia and the Ciarcia Design Works staff may have the solution. We have a team of accomplished programmers and engineers ready to design products or solve tricky engineering problems. Whether you need an on-line solution for
 a unique problem, a product for a startup venture, or just experienced consulting, the Ciarcia Design Works is ready

to work with you. Just fax me your problem and we'll be in touch.
against your tools. Or are the tools working against you!

When working with compilers, it's interesting to examine what the code generator has been up to. In some cases, I've been delighted to discover that the compiler had, in fact, actually done what I meant rather than what I said. Unfortunately, there were also those cases where my instructions seemed clear enough to me, yet the compiler decided to generate some diabolically complex sequence that somehow performed what I had intended. It really does pay to analyze the output of your compiler until you get a good feel for the quality of code you're getting. Anyway, there does come a point when you're working on the fringe, and using a code generator becomes somewhat of a force fit. You can tell when you're pushing it when you find yourself expending more effort in coercing your tools than in applying them to getting the job done.

The BIOnet driver interfaces to the second-level support code, which is written in C. Naturally, if you

decided to code the driver in C, you would be wise to use the inherent parameter passing conventions of the language. I didn't follow this practice here since I wanted to keep a one-toone correspondence between the handcrafted assembler code and the compiler-generated C code. This shouldn't obscure the basic structure since it only involves a little front-end and back-end processing to sort out the passed arguments. Standard parameter passing is used between the local functions since this is primarily an internal issue here.

Looking at Listing 2, you can see that things start out fairly cleanly with the basic time delay functions. Aside from the need to consult the executable code to verify that the proper time delays will be counted, there's not much going on here. Similarly, the bit transmission routines generate code that corresponds very closely to the original assembler. Likewise, the sync and bit-field transmission functions generate some fairly respectable code as well. Looking at the address

## Listing 2-continued

XmitAddress(Address);
XmitOne();
XmitField(3, Bits): return:
/* Enable BIOnet power */ voi d EnableBio(void)

```
        Bi oEn = 0;
```

    return:
    /* Di sable BI Onet power */
voi d DisableBio(void)
Bi oEn =1; return:
transmission routine, you start to get an inkling that things are taking a downturn at this point.

All along, I've been using the compiler's special low-level capabilities to get at the DS2250's hardware, but now I find myself forced to dabble
at the processor's register level to facilitate parity generation. Things continue to deteriorate with $\mathrm{BI} 0_{-}$ READ, which is one of the main public entry points. In case you're interested, the actual assembler output of BIO_ READ is shown in Listing 3. This


Figure I-While the DS2250 and the DS. 5000 may look similar to the 8031, a peek under the covers reveals a host of new features.
illustrates several important points. First of all, what the code looks like and what it is are often two entirely different things.

Obviously, source code economy is not what we're after, so don't knock yourself out making your source statements so impenetrable that even you can't crack it. Secondly, if timing were an issue here, obviously you'd be in for trouble. Depending on the particular compiler you're using, it may even be questionable whether you can get the low-level control you need for a specific task. To a great extent what makes coding the BIOnet driver in C practical are the compiler-specific extensions that were included in this implementation. To say that this is not portable code would be a gross understatement. The bottom line is that coding drivers of this type in C may not necessarily be in your best interest. Even though the code does in fact do the deed, it takes a little bit to get from here to there. B I $0 \_W R$ I T E, although similar, produces somewhat cleaner output.

## MICRO IMPOSTORS

The DS2250 and DS5000 look remarkably like a standard 803 1. This is especially true from the programmer's perspective. To this end, it proves to be a good impostor since a closer examination reveals that it is something else entirely. Figure 1 shows the heart of the DS2250: the DS5000FP. This is the 84-pin circuit that functions as the DS2250's (and DS5000's) processing engine.

Although there are several blocks that may look familiar to users of 8031 s , it's obvious that this is no 8031. The designers did a nice job of preserving the basic 8031 feature set and overlaying this core with a bunch of useful peripherals and enhancements. Many of these new features are accessed through the 803 I's special function registers (SFR). Here, it was just a matter of the designers choosing the most appropriate locations for the new functions, since the existing SFRs have numerous unused bits and bytes.

In my opinion, one of the most useful enhancements is the preservation of all of the I/ O ports while still

Listing 3-The assembler output for BIO_READ illustrates the difference between what the code looks like and what it actually is.
; FUNCTI ON BIO_READ (BEGI N)

supporting external program and data memory. You can see from the figure that the interface to external memory carried over a dedicated data bus and nonmultiplexed address bus. If you exceed the bounds of the defined partition ranges, address, data, and control information will be emitted over alternate functions of the I/ O ports, but normally this isn't the case.

Other useful features include a built-in reset and watchdog as well as a power fail indicator interrupt. The DS5000FP also contains the backup control circuitry for the nonvolatile program and data RAM and the realtime clock. Related memory control functions include the memory allocation and control logic, which defines the total amount of memory and the partition address between program and data memory and the timed access logic that controls access to the
processor's critical control and configuration regions.

Since the part is nonvolatile, it should be evident that accidentally reconfiguring the chip could render it inoperative. This is why steps are taken to protect certain sensitive areas. The resident loader ROM provides all the support required for configuring the DS5000FP and for loading and verifying executable program. The loader essentially gives you a live processor right out of the box. That is, before you even transfer a program to it. A side from communicating with your system, the loader lets you modify memory and I/ O ports and dump memory in a variety of formats. Figure 2 reduces the DS5000FP to a box and shows the connections that are made to program/ data RAM and to the optional RTC. This is what the DS2250 consists of


Figure 2-The DS5000FP uses a resident loader ROM to provide all the support needed for proper configuration.
and I, in turn, depict this module in my schematics with nothing more than a box with 40 pins on it.

Now go sprinkle some satellites around your home, office, or factory floor and start collecting data.

John Dybowski is an engineer involved in the design and manufacture of hardware and software for industrial data collection and communications equipment. He may be reached at john.dybowski@circellar.com.

## SOFTWARE

Software for this article is available from the Circuit Cellar BBS and on Software On Disk for this issue. Please see the end of "ConnecTime" in this issue for downloading and ordering information.

## | R S

422 Very Useful 423 Moderately Useful 424 Not Useful

$-\frac{24-\text { Hour AutoFAX 916.753.0618. Call from your FAX. Request catalog }=18 .}{133}$

## 8051 EMBEDDED CONTROLLERS With Lots of Extras!



We offer a full line of low cost 80C32 embedded controllers and software tools which are ideal for developing products, test fixtures and prototypes.

## Features Include:

- Low power CMOS design
- Up to 60 K of code space and up to 60 K of data space
- 5 to 15 volt operation
- Small form factor (3.5" - 6.5 ") with prototyping area
- System diskette includes application notes
- Start at $\$ 100$


## Available Options:

- Multifunction Board adds ND, 24 I/O lines and more!
- BASIC-52 or Monitor/Debugger in EPROM,
- C Compiler $\$ 100$ or BASIC Compiler for $\$ 300$


## lota Systems, Inc.

POB 8987 . Incline Village, NV 89452 PH: 702-831-6302 . FAX: 702 831-4629
\#134

The Circuit Cellar BBS<br>300/1200/2400/9600/14.4k bps<br>24 hours/7 days a week<br>(203) 871-1988-Four incoming lines<br>Internet Email: sysop@circellar.com


#### Abstract

This month we're going to traverse the limits from high-voltage concerns down to low-voltage and -current issues. In the first thread, we look at whether the paranoia surrounding potential ESD damage to CMOS devices is still real or is now just imagined. The other thread this month deals with minimum current and voltage that must flow through a set of relay contacts to keep them clean and reliable.


## ESD-Myth or reality?

## Msg\#:21954

## From: MARK SERBU To: ALL USERS

I'm trying to get opinions from anyone who'd like to give one on the subject of ESD. The company I work for is so paranoid about ESD that virtually anything that seems remotely qualified as static sensitive is put in bags, foam, and so forth. To not follow ESD procedure is to get your butt chewed. It's gotten so bad that even a component we stock which is designed to shunt lightning to ground is under the same severe ESD protection as a CD4000 series look-at-me-wrong-and-l'm-history chip!

My own experience with ESD is that it is no longer a factor. I'm using the same CMOS chips (modern HCT types) that I've had and mishandled for years and they still work fine. I've never had a failure of any kind! is this a big scheme by the ESD paraphernalia manufacturers or is there some truth to it all? I'd love to hear some war stories on this one!

## Msg\#:22141

## From: ED NISLEY To: MARK SERBU

I'd say it's largely reality with a goodly dose of hype thrown in..

The trouble with the "I've done it hunnerds-a-times and ain't nothin' happened yet" approach to ESD [which I've used myself for quite a while) is that you =can't= tell when you've zapped a chip. The energy required to draw a spark is one or two orders of magnitude higher than that required to damage an IC; worse, the damage may be noncatastrophic so you say, "Well, that chip sure is tough" when you've really shortened its life or increased the leakage or whatever.

My take is that you should exercise reasonable care, use a grounded mat, ground yourself to the mat, and don't
do stupid things.. .but you needn't bond yourself to the nearest water pipe and fill the air with ions. Of course, if you've got a manufacturing process that must be certified safe, all bets are off.. .

## Msg\#:22345

## From: FRANK HENRIQUEZ To: MARK SERBU

I have a good ESD story. A bout three years ago, we were designing a $128 \times 128$ infrared camera using a Rockwell NICMOS detector. The $128 \times 128$ device consisted of a CMOS multiplexer with a layer of HgCdTe (Mercury-Cadmium-Telluride) diodes bonded to the top surface of the mux. This particular device had *no* EDS protection for the CMOS mux, so, not surprisingly, my boss was very paranoid about assembly procedures. We bought a flow bench with a high-voltage grid and ground plane (chicken wire) in front of the air stream that would, in principle, remove all charge from the air. On top of that, we had a grounded work surface on the flow bench and grounded wrist straps.

For some reason, we started killing arrays! We went through the usual list of suspects: detector installed incorrectly, cryogenic failure, you name it, but we were quickly running out of arrays and engineering samples (at $\$ 5000-\$ 10,000$ each, we didn't have drawers full of them]. Luckily, Rockwell is a fine bunch of people and they wanted to get rid of their old engineering stock for this device, since they had moved on to $256 \times 256$ devices.

We couldn't figure out why the arrays were dying, so I carefully observed our assembly procedure-the dewar (about 2 feet high) was placed in the flow bench, the air was turned on, wrist straps donned, and the array removed from its box and carefully placed on a grounded surface. Then it was carefully picked up and slowly moved to the socket inside the dewar. It was then that I noticed the high-voltage electrodes behind the flow bench ground grid were about 2" wider than the grid.

As a long shot, I mapped out the voltage potentials (with an ESD meter that I'd borrowed) of different objects in the flow bench. The grounded work surface and array box were at ground, but as I measured the voltage near the top of the dewar, it was well over 40 V ! The resulting map showed that the undersized ground grid was letting the HV electrodes charge up everything on the bench! Indeed, after
turning off the flow bench, we had no more losses. We also moved on to the larger arrays, which are much easier to work with and do have static protection. We don't use the flow part of the flow bench any more, though.. .

We called the flow bench maker, and their answer was, "Urn, we decided to make the grounding grid a bit smaller.. .I guess it doesn't work, huh?"

## Msg\#:22395

## From: DAVE VANHORN To: ED NISLEY

I use a technique that I've developed over the years, and confirmed with several chip manufacturers:

1. Wood bench. Not plastic, not metal. It's somewhat conductive, and not prone to generate anything significant.
2. When handling chips, if I need to hand a chip to someone, I drop it into their hand. The chip carries only a very small charge at my potential. Alternatively, for really expensive or sensitive devices, I touch their hand first since that will equalize the charge.
3. When inserting chips into boards, or handling boards in general, i touch an exposed ground-point first.
4. I use a grounded ring around the perimeter on all my boards and attach metal connector parts to that ground ring. It also helps layout tremendously.

The whole idea is to bring everyone to the same potential rather than trying to get to "ground." If we are all at the same potential, then no damage. It's the "bird on a wire" approach. I've seen many designs that were tied to earth ground in an attempt to "fix" an ESD problem that were actually made far worse than before. It's like a boat at anchor with a short chain. The tide comes in, and.. .Glug! I prefer to float the circuit wherever possible and assure that any energy coming in has to see local ground first. I've applied that in several million pieces of shipped product and it works well in real-world conditions.

If I have to tie to earth ground, then I tighten up a bit on protection at the I/O points and try to move sensitive circuitry (memory protection) to the center of the board.

## Msg\#:22705

From: ED NISLEY To: DAVE VANHORN
Sounds good to me.. .although you usually have to explain to somebody why you're touching the hand before passing the part to 'em. Such is society.. .

And, besides, wood benches =look= nicer, too. The trick is to justify real wood rather than plastic laminate!

## Msg\#:26613

From: DAVE VANHORN To: ED NISLEY
Well, just show them the bill for the complete ESD workstation, then ask if you could just get two file cabinets and a $6^{\prime} \times 3^{\prime}$ door. Works every time.

Sometimes they get nervous though with $\$ 100 \mathrm{k}$ of equipment solely supported by a $\$ 20$ door. Never had one fail, though!

## Msg\#:28206

## From: ED NISLEY To: DAVE VANHORN

Hey, and it's probably at the precisely correct ergonomic height, too. Nice work!

## Msg\#:25043

From: PELLERVO KASKINEN To: MARK SERBU
Myth or reality? Actually it can be both, depending on the circumstances. If you operate at relative humidity above $90 \%$, it probably is very close to the "myth." But get down to $15 \%$ or below and you could not even blink your eyelids without creating too much static for the chip to survive.

## Msg\#:28687

## From: MARK SERBU To: PELLERVO KASKINEN

Pellervo, I guess that here in Tampa we're close to $90 \%$ humidity a lot of the year, so that may be why I have such good luck not blowing out parts. I do miss the ability to scrub my shoes on the carpet and give my cat a shock, literally.

## Contact Rating

## Msg\#:27007

## From: GEORGE NOVACEK To: ALL USERS

N ot long ago there was a discussion on this BBS regarding relay contact rating. The maximum voltage and current in particular. I have a question regarding the opposite end, that is, the minimum allowable current. There are requirements to maintain a certain minimum current through contacts-on a relay or mechanical switch-which depend essentially on what the contact material is.

Since I do aerospace work, I have always played it safe and specified gold-plated contacts. Now one customer is telling me he is not going to use gold-plated contacts and I have to make sure the pull-up resistors put enough current through the contacts for reliable connection. I do not want to go overboard as power dissipation and weight are an important factor. I need data to substantiate whatever current I am going to select. Referring to the old rule of thumb will not fly-literally. A ny idea where I can find such information?

## Msg\#:27411

## From: CHRIS HAYNES To: GEORGE NOVACEK

I ran into this problem using Potter \& Brumfield T92 series relays. The applications engineer there was very helpful and informed me that my relay had a minimum load of 150 mA . Running much below that level caused the contacts to wear quickly. I recommend talking to the manufacturer of the relay.

As a side point I have come across some stuff called "Stabilant R." This stuff is supposed to allow tin-plated contacts to act much like gold contacts. I have a friend who uses it on some terminals in one of his greenhouse projects and he swears by it. However, this stuff isn't cheap; it costs about $\$ 50$ per ounce.

## Msg\#:29648

## From: GEORGE NOVACEK To: CHRIS HAYNES

Thanks for your interest. I know Stabilant, used it, and have nothing good to say about it. In this situation, however, I have no access to the contacts. They are provided by someone else. I only have the contact closure to work with.

## Msg\#:28715

From: PELLERVO KASKINEN To: GEORGE NOVACEK
The low current limit varies widely, as you might guess. If your contacts are built to handle 100 amperes, they are not suitable for the low-level currents. But even the low-level-specific contacts are not infallible. If you have both a low voltage and a low current, the task is more difficult than if one of those two is reasonable.

The basic approaches for low-level contacts in relays rely on bifurcation, which provides redundancy and increased contact force by shaping the two contacts like wedges. Then you have them crossed, to produce a point contact with the associated high local pressure. Penetrates any oxides and so on. Naturally, you want the contact material itself to be as inert as a metal can, without relying on an oxide film for the inertness. Gold is the material of choice in any atmospheric situation.

There also are the sealed (reed capsule and other implementations) relays that have an inert gas filling or a good vacuum. Both these reduce chances of contamination and promote dry circuit (low-current) operability.

A nother approach has always been the mercury-wetted contact. While used in some of the best relays for low-level signal switching even today, they are not very popular for the environmental reasons. A high price and position sensitivity in most designs are also impediments.

The latest additions to the bag of tricks are photo switches, such as the PVR series from International Rectifier. Other sources for these photon-actuated FET switches are AT\&T and Aromat, plus probably several more. These
switches have the benefit of very low thermal EMF, which is beneficial for thermocouple selectors in data logging applications.

Whenever a relay is specified for a "dry circuit" application, you can generally trust that it will work to well below 0.1 mA , but getting the exact figures requires either help from the relay manufacturer or your own trials. It is also a question of how many million operations and what your criteria are for the failure. If the circuit allows a $0.2-\mathrm{V}$ drop in the closed relay contact while carrying 0.1 mA , we are talking about 2-kilohm contact resistance! You normally expect 50 millohms as a reasonable contact resistance, so we are talking about an entirely different expectation here.

As to your change from gold to silver contacts, I would be worried, no matter what power dissipation you design in the pull-up resistors. I cannot see how YOUR customer would accept the change, so you should not either. Aerospace? I hope it is not going to be on any airliner that I'm going to trust for my traveling needs.. .

## Msg\#:29650

## From: GEORGE NOVACEK To: PELLERVO KASKINEN

Thanks for your reply. I have been in the business longer than I care to remember and am well aware of methods to do it right. Unfortunately, this is a situation where I am designing a flight control box, with the aircraft interfaces outside my design authority. The ones in question are discrete signals, such as weight on wheels, which were defined to me as either open or closed contacts. Only now, after the fact, the airframe manufacturer came to us and said, "By the way, the contacts will not be gold plated but rather silver plated, rated for 25 A . We are concerned that your pull-up current is insufficient and expect you to either prove to us otherwise or increase the current accordingly. "

Fortunately, it is not a safety issue. As you may know, in my business the functionality is a given. Achieving it represents hardly more than $20 \%$ of the design effort. We spend more time designing for failure because everything will eventually fail and we must ensure it fails in a safe, predictable manner. Because of the system redundancies and BIT (built-in test], I will know when a contact has failed. Also, because of the noise margin built into the input circuits (I need to operate in E-fields of $400 \mathrm{~V} / \mathrm{m}$ and take Level 4 lightning hit), I can tolerate up to 3 k contact resistance. The issue is primarily maintainability. Once there is high incidence of contact failures (detected and indicated by my equipment), I will get the blame. Always blame the messenger! :-|

I am trying to alleviate this very real potential problem by convincing my customer it would be cheaper to spend a
few hundred bucks extra building a $\$ 15$ million airplane than blowing a lot more later in a retrofit program. It is difficult to convince someone to spend money by using arguments such as experience, rule of thumb, and so forth. For an engineer (as well as a bean counter), there is nothing more convincing than a good set of numbers. That is what I was looking for when posting my message.

In the meantime, I talked to several relay manufacturers in hopes of obtaining solid data. Basically, they all tell me that anything less than $10 \%$ of the rated current should be considered low load and viewed with suspicion. Based on that, I should have at least 2.5-A pull-up current. That, of course is ludicrous, since the entire controller is allowed to consume no more than 35 W . From this perspective it also means it makes no difference whether I stay with $1.2-\mathrm{mA}$ pull-ups or increase them to 5 mA (absolute maximum for the allowed power). Either way, I am still a long way from 2.5 A. The 3k contact resistance tolerance seems to be a big plus. Manufacturers of high-quality relays, such as Leach, can implement a screening program which will test the 25 A rated devices at their intended load. But even then, anything other than gold plating raises eyebrows.

My design has to pass the salt fog, sand, and dust test. If you have ever seen the inside of a dual-cavity box with only a single 0.020" hole for pressure relief after such tests, you would be wondering why would anyone even consider using nonhermetically sealed, nongold-plated relays in such an environment or, conversely, if such environment is not real, why would he want any piece of equipment meet such environmental conditions. It ain't cheap to achieve.

It looks like there is no solid data I can take and beat over my customer's buyer's head. Probably my only course of action is to write a memo, strongly recommend they use gold-plated, hermetically sealed, low-load screened contacts, send it out, and when eventually the sh** hits the fan, wave it around and say I told you so.

## Msg\#:30843

From: PELLERVO KASKINEN To: GEORGE NOVACEK
Pretty much what I figured your situation might be. Sounds to me like you are in a no-win position. Twenty-five-amp contacts! Those relays have almost dime-size contacts and I am every bit as scared as I was last time about the choice. Why in all the world would the spec need such monsters? Is it just another case of standardizing on a single type of something for minimizing the inventory requirements?

## Msg\#:31532

From: GEORGE NOVACEK To: PELLERVO KASKINEN
That's what it primarily is. Minimizing inventory and getting a volume discount from the vendor. Also an attempt
to minimize certification costs by marrying old technology with new. In the aircraft industry, there is what is referred to as grandfathering. Essentially, you use as many old parts and systems as you can and claim they are being grandfathered. If accepted, it reduces the time, effort, and cost to certify the particular part or system tremendously. Boeing 737 has been grandfathered so many times I lose countalthough, I need to add, there is nothing wrong with it, and Boeing, in particular, never compromises on quality and safety. What usually puts a stop to endless grandfathering is a new requirement. Recently, for example, new regulations increased HIRF/ EMI requirements and included lightning strike susceptibility to such proportion, very little electronic equipment can avoid redesign.

The aerospace industry is extremely conservative-it must ensure personal safety. Most of the "cutting edge" technology was done on military projects. There, funding used to be plentiful and a loss of an aircraft was to some degree acceptable. This is not the case in the commercial part of the industry. Basically, equipment that has been flying for a couple of years is specified even for the future projects and something new is procured only if the old and tried stuff does not exist. Fortunately, in my area everything must be designed from scratch. But I caused quite a commotion in a boardroom of one company when I proposed to use fuzzy logic. I am using it anyway, an algorithm is an algorithm. I just don't use the silly name any more.

Back to the relays. It is not a safety issue and, my tests show, it will work for quite some time. It is just silly and I don't like it. I in fact wish I could show it compromised safety. Because then it would be changed even before I finished writing this reply.

## Msg\#:33802

From: PELLERVO KASKINEN To: GEORGE NOVACEK
I have been thinking this issue for the past week, trying to come up with a constructive suggestion. I came up with something, although I cannot claim right away that it is terribly constructive.

A little background: I once subscribed to a Swedish radio and electronics magazine. They had in every issue some outlandish trick question that the readers were invited to answer, sincerely or not so sincerely, depending on each person. Then the best of the answers were printed in a later issue. Now, one of the questions was about a black box that from a DC supply consumed 1 A of current while the terminal voltage was 1 V . Yet, a watt meter also attached showed 0 W . All instruments were perfectly functional and accurate. What was there in the black box? The answer was a chopper contact that produced a $50 \%$ duty cycle, a short and an open. Oh, I failed to mention the
internal resistance of the DC power supply was specified as well.

What all this means is you could have plenty of current and very low power dissipation if you choose to chop the sense current. You would provide in essence an inductive path whenever the external contact is made and no path when it is open, but you would have the chopper and other energy reuse facilities built right into your portion of the circuit.

Of course, you could just try lowering the duty cycle of ordinary sampling pulses, never resort to the inductive circuits. Just repeat a $0.2-\mathrm{ms}$ sampling pulse of 1 ampere or so from 5 V a few times per second. Charge up a capacitor to provide the jolts..

Well, I do not know what consequences the pulsing would have to your other parts and the noise issues and so on, but at least I came up with something to further the thinking processes of the creative minds among the subscribers to this board, didn't I?

## Msg\#:33937

From: GEORGE NOVACEK To: PELLERVO KASKINEN
An interesting idea. I did tell the customer to do his part of the job right and give me proper contacts. However, it is something to keep in mind for the future.

There are some minor problems, such as the fact that we usually work with 16 to 32 discretes. To keep the cost down, I could always multiplex them. A typical system has a dozen analog inputs which are multiplexed anyway, so what's a few more lines? The test current would be injected through the multiplexer.

A nother problem, of course, is the EM 1 spectrum. A square wave is a big no-no. Therefore, most data communication systems use trapezoid, which is fairly accurately defined. This goes hand in hand with the redundancy requirements. In a typical fail-safe system, I work with dual redundancy (triple for fail operative). So, I have two inputs with identical data and two microprocessors to process them. Input 1 and 2 must tally on $\mu \mathrm{P} 1$ as well as $\mu \mathrm{P} 2$ and then $\mu \mathrm{P} 1$ and $\mu \mathrm{P} 2$ compare their results and they must tally as well. In addition, to make sure I am not reacting to transients, I must have a failure condition to persist for three to four counts. In total, however, I must be able to declare fault and take action in 80 to 100 milliseconds.

Simple mathematics will show you that the time slice for data acquisition gets shorter and shorter. Some time can be saved by synchronizing both microprocessors, but it is tricky. You must make sure there is no single point failure in hardware, nor common mode failure in software (which means the two programs must be different and sometimes even the micros are different; some people go as far as using one from Motorola, the other from Intel). All that cuts into
the time and once we star utting out voltage or current pulses, the shorter they ar the higher their spectrum. Both radiated and conducted er sions can become a nightmare real fast.

## Msg\#:30941

## From: BEN MEHLMAN To: ©RGE NOVACEK

Sounds like officialdo itat its best. Certainly you shouldn't have to be dealiı with a 25-A relay contact for a control input, and that is c : root of the problem. There are power relays out there wit ieparate sets of control contacts....

Anyway, assuming yot: an't get the problem fixed at the source, here's a suggest $\quad$ : Use an arrangement with a capacitor to provide a high • urrent briefly during contact closure. Once the contact i established your lower "sealing" current might be adeq ate. Mind you I am not a relay expert, but it seems like it :yuld increase reliability.. .

## Msg\#:31531

From: GEORGE NOVACEK 1 : BEN MEHLMAN
An interesting idea, al lough something like that already exists because of tl . debouncing caps on the input. I'll look into it. Thanks.

We invite you call the Circ rit Cellar BBS and exchange messages and files with ot Cr Circuit Cellar readers. It is available 24 hours a day a 1 may be reached at (203) 871 . 1988. Set your modem for data bits, 1 stop bit, no parity, and 300, 1200, 2400, 9600, r 14.4 k bps. For information on obtaining article software tirough the Internet, send Email to info@circellar.com.

## ARTICLE SOFTWARE

Software for the articles in his and past issues of The Computer Applications Jou': nal may be downloaded from the Circuit Cellar BBS free if charge. For those unable to download files, the softwar is also available on one 360K IBM PC-format disk for onir $\$ 12$.

To order Software on I isk, send check or money order to: The Computer Applicat ms Journal, Software On Disk, P.O. Box 772, Vernon, CT 0i066, or use your VISA or M astercard and call (203) 85-2199. Be sure to specify the issue number of each disk ; u order. Please add $\$ 3$ for shipping outside the U.S.

## I R S

425 Very Useful
427 Not Useful

One Man's Junk...

m sure you've heard the expression that one man's junk is another man's treasure. I wouldn't have believed this if I hadn't experienced it so often. Apparently it has gotten around town that I have some of the best junk. Whenever a carpenter or handyman does work around our property they go home with a trunkful. Last summer Itook down a 2-car garage (replaced it with a larger garage and workshop) and, believe it or not, none of the contents ever made it to the curbside pickup. Someone even dismantled the garage and took that away!

We engineers shouldn't laugh too loudly about collecting things. Somewhere you probably still have your first computer (or first couple), a bunch of hardwired interface kludges, and piles of old technical books. Why do I still keep those college statics and dynamics texts?

We collect some objects because they have special meaning or remind us of specific turning points in life. I have eight original Tinney paintings hanging on the walls of our living room. I purchased them from Robert because I wanted a distinctive and unique reminder of past associations and achievements, When I look at my painting of the robot hand breaking out of the egg (Technological Breakthrough), it stimulates thoughts of recent evolution.

I'm embarrassed to admit that apparently many of my project presentations have had similar effects. Often I am told that a particular project caused someone to change a career path, win a science fair scholarship, save their senior project, start their own business, or just plain incite new awareness. One guy wrote and told me (back in '78) that my using an EPROM to replace sequential logic saved his job.

Well, embarrassed or not, I've decided to clean house. The Circuit Cellar is getting a little tight from old project boxes and folders going back 15 years. If you are among those who had thought about asking for a unique reminder of that critical juncture in your past, now is the time. If you want some Ciarcia original junk-for mere shipping costs-perhaps we can resolve mutual goals.

First of all, there are over 100 projects going back to '77. If you have a particular project in mind, let me know and list some choices. Also tell me if, in lieu of those, anything will do. The early years are primarily folders containing the raw manuscript and perhaps the author's proof. Most of these early manuscripts are handwritten! The more recent projects might still have chip samples or hand-wired boards.

I offer this stuff as unique junk-first come first served. I don't guarantee the complete contents of anything, that anything included works, or that it's anything more than a unique piece of Ciarcia junk. l'll send it to you and you reimburse me for the shipping after you receive it. Frame it and forget it.

I've kept this stuff this long because it meant something to me. I relish the thought of it finding a home with someone it has positively influenced. To participate, write me here \%Ciarcia's Project Boxes.



[^0]:    AMX is a trademark of KADAK Problucts Ledi All tridemarked names are the property of the ir respective owners.

[^1]:    - The Circuit Cellar Hemispheric Activation Level detector is presented as an engineering example of the design techniques used in acquiring brainwave signais. This Hemispheric Activation Level detector is not a medically approved device, no medical claims are made for this device, and it should not be used for med lical diagnostic purposes Furthermore, safe use requres that HAL be battery operated only!

