

## It's Only Skin Deep

 y now, lm sure you've seen our new outward' appearance and have probably frantically flipped through the rest of the magazine looking for anything else we may have mucked with. Not to worry. Our content hasn't changed one bit. We'll continue to bring you the kinds of practical hardware and software articles you've grown accustomed to.

Also new in this issue is the first of our quarterly special inserts called Home Automation \& Building Control. We start the section with an overview of how the coax and telephone cable you probably already have in your house can be used to network your AN equipment with your personal computer. Author David Gaddis has authored numerous books and videos on home automation and has been close to the industry for years.

Next, Steve gets back to basics with a look at how to make hard-wired connections to the HCS II home control system. While the HCS is used as an example, the ideas can be applied to most any home controller that supports hard-wire connections.

From wires, we go to wireless and design a layout for a hand-held infrared remote control. This one not only can be used to send commands to AN equipment, but can send complete programming sequences to a wholehouse controller. Such a layout isn't as easy as it first might seem.

Finally, turn your PC into a telephone attendant with a project that uses the newest in digital answering machine technology. No longer will unwanted telephone calls interrupt your dinner or evening entertainment.

On to our regular features, we kick off 1995 with a look at what's involved in rolling your own software simulator. There is no better way to get to know the processor you're using than to simulate its operation right down to the last status flag.

Once you've moved the code onto the target hardware, what about a technique that lets you get into the processors head using just one output bit? Our next feature describes this nifty technique.

Back to simulation, what about using a financial spreadsheet to help design a digital filter? It really does work and can be quite useful.

Finally, we wrap up our series on the ARM processor by covering some software tools that ease code development for the chip.

Briefly looking at our columns, Ed continues his protected-land journey by starting to learn how to juggle more than one task at once, Jeff develops a micro-powered wake-up circuit for low-power data loggers, Tom checks out the latest 8051 improvement dubbed the XA, and John implements a simple bar-code reader.



THE COMPUTER APPLICATIONS JOURNAL

FOUNDERIEDITORIAL DIRECTOR
Steve Ciarcia
EDITOR-IN-CHIEF
Ken Davidson
TECHNICAL EDITOR
Janice Marinelli
ENGINEERING STAFF
Jeff Bachiochi \& Ed Nisley
WEST COAST EDITOR
Tom Cantrell
CONTRIBUTING EDITOR
John Dybowski
NEW PRODUCTS EDITOR
Has Weiner
ART DIRECTOR
Lisa Ferry
GRAPHIC ARTIST
Joseph Quinlan
PRODUCTION STAFF
John Gorky
James Soussounis
CONTRIBUTORS:
Jon Eldon
Tim McDonough
Frank Kuechmann
Pellevo Kaskinen

PUBLISHER
Daniel Rodrigues
PUBLISHERS ASSISTANT Sue Hodge
CIRCULATION COORDINATOR Rose Mansella

CIRCULATION ASSISTANT Barbara Maleski

CIRCULATION CONSULTANT
Gregory Spitzfaden
BUSINESS MANAGER Jeannette Walters

ADVERTISING COORDINATOR Dan Gorky

CIRCUIT CELLAR INK, THE COMPUTER APPLICATIONS JOURNAL (ISSNO896-8985) is published monthly by Circuit Cellar Incorporated, 4 Park Street, Suite 20, Vernon, CT 06066 (203) 875-2751. Second class postage paidat Vernon, CT and additional offices. One-year (12issues)subscriptionrate U.S.A. and possessions $\$ 21.95$, Canada Mexico $\$ 31.95$, all other counttries $\$ 49.95$. All subscription orders payable in U.S. funds only, via international postal money order or check drawn on U.S bank. Direct subscription orders and subscription related questions to Circuit Cellar INK Subscriptions, PO. Box 698, Holmes, PA 19043.9613 Or call (800) 269.8301.
POSTMASTER: Please send address changes to CircuitCellarINK, Circulation Dept, PO.Box698, Holmes, PA 19043.9613.

Cover photography by Barbara Swenson
PRINTED IN THE UNITED STATES
HAJAR ASSOCIATES NATIONAL ADVERTISING REPRESENTATIVES

NORTHEAST \& MID-ATLANTIC Barbara Best
(908) 741-7744

Fax: (908) 741-6823

| SOUTHEAST | WEST COAST |
| :--- | :--- |
| Christa Collins | Barbara Jones |
| (305) $966-3939$ | $\&$ Shelley Rainey |
| Fax: (305) $985-8457$ | (714) 540-3554 |
|  | Fax: (714) 540-7103 |

## MIDWEST

Nanette Traetow
(708) 789-3080

Fax: (708) 789-3082
Circuit Cellar BBS-24Hrs. 300/1200/2400/9600/14.4k bps, 8bits, no parity, 1 stop bit, (203) 871-1988; 2400/ 9600 bps Courier HST, (203) 871-0549

All programs and schematics in Circuit Cellar $/ \mathbf{N K}$ have been carefully reviewed to ensure their performance is in accordance with the specifications described, and programs are posted on the Circuit Cellar BBS for electronic trawler by subscribers.

Circuit Cellar INK makes nowarranties and assumes noresponsibility or liability of any kind for errorsin these programs or schematics or for the consequences of any such errors. Furthermore, because of possible variation in the quality and condition of materials and workmanship of reader-assembled projects, Circuit Cellar INK disclaims any responsibility for the safe and proper function of reader-assembled projects based upon or from plans, descriptions, or informationpublishedin Circuit Cellar INK

Entire contents copyright © 1995 by Circuit Cellar Incorporated. All rights reserved. Reproduction of this publication in whole or in pad without written consent from Circuit Cellar Inc. is prohibited

## 1 Simulating M icroprocessor Instructions in C by David Rees-Thomas

$2 \int \begin{aligned} & \text { No Emulator? Try a One-wire Debugger } \\ & \text { by Hank Wallace }\end{aligned}$

2 4. Using Spreadsheets to Simulate D igital Filters by Steven Kubis

28 A RISC Designer's New Right ARM
Writing Code for the ARM Processor by Art Sobel

42 i.mmae fumax
Journey to the Protected Land: Serious CISC M eets the Taskettes Ed Nisley

## 50 From the Bench <br> Getting By With Next to Nothing <br> Micro-power Wake-up Control <br> Jeff Bachiochi



SPECIAL SECTION:
Home Atanztian \& Bildng Cartrd

## $10 \square \quad \square \quad$ Silicon Update <br> UFO Alert! <br> Tom Cantrell

108 Embedded Techniques
Micros Behind Bars
John Dybowski

Editor's INK
Ken Davidson
It's Only Skin Deep
6
Reader's INK
Letters to the Editor
8
New Product News edited by Harv Weiner


ConnecTime
Excerpts from the Circuit Cellar BBS conducted by Ken Davidson

Steve's Own INK
Steve Ciarcia Hat Dance

Advertiser's Index

READER'S INK

## THE TROUBLE WITH SUPERCAPS

I have never seen a formula estimating how long a supercap can back up NVRAM-which is surprising given the amount of interest in this subject lately. If you are going to design a supercap-backup system, you need to know how long it can last. If you've decided to use supercaps in your design, perhaps the following analysis will change your mind.

Let's compare the backup time of a $0.46-\mathrm{F}$ supercap with that of the CR1632 lithium battery rated at 120 mAh (Dallas Semiconductor uses this battery in the popular NVRAM modules). The NVRAM used here will be typical of that used for battery-backed applications.

If the data retention current of the RAM is $1 \mu \mathrm{~A}$ at $25^{\circ} \mathrm{C}$ and $12 \mu \mathrm{~A}$ at $70^{\circ} \mathrm{C}$. The battery can thus sustain the RAM contents at $25^{\circ} \mathrm{C}$ for:

$$
\frac{120 \times 10^{-3} \mathrm{Ah}}{1 \times 10^{-6} \mathrm{~A}}=120,000 \mathrm{~h} \text { or } 13.7 \mathrm{yr}
$$

At $70^{\circ} \mathrm{C}$, the backup time drops to:

$$
\frac{120 \times 10-\mathrm{Ah}}{12 \times 10^{-6} \mathrm{~A}}=10,000 \mathrm{~h} \text { or } 1.4 \mathrm{yr}
$$

A different approach must be taken with a capacitor which uses a physical, rather than a chemical, process. The trick is to view this problem on the atomic scale. Since an ampere equals the flow of one coulomb per second and a coulomb equals $6.24 \times 10^{+18}$ e (electrons), we know that an amp-hour amounts to a charge of ( 6.24 $\left.\times 10^{+18} \mathrm{e} / \mathrm{s}\right) \times 1 \mathrm{~h} \times 3600 \mathrm{~s} / \mathrm{h}$ or $2.25 \times 10^{+22} \mathrm{e}$.

The formula $\mathrm{Q}=\mathrm{CV}$ relates the charge of a capacitor in coulombs to its voltage. If the capacitor is charged to 4 V , it will hold $0.47 \mathrm{~F} \times 4 \mathrm{~V}$ or 1.88 C of charge. If the capacitor is allowed to discharge to 2 V , it will then hold $0.47 \mathrm{~F} \times 2 \mathrm{~V}$ or 0.94 C of charge (the voltage range of $4-2$ V is appropriate for the DS1210 nonvolatile controller IC). During this 2-V drop, the capacitor is allowed to source $1.88 \mathrm{C}-0.94 \mathrm{C}=0.94 \mathrm{C}$, which is atomically equivalent to $5.86 \times 10^{+18} \mathrm{e}$.

To put things back on familiar ground, let's convert this into a milliamp-hour rating:

$$
1 \mathrm{mAh}=\frac{\left(6.24 \times 10^{+18} \mathrm{e} / \mathrm{s}\right) \times 1 \mathrm{~h} \times 3600 \mathrm{~s} / \mathrm{h}}{1000}=2.25 \times 10^{+19} \mathrm{e}
$$

Therefore, the capacitor supplies:

$$
\frac{5.86 \times 10^{+18} \mathrm{e}}{2.25 \times 10^{+19} \mathrm{e} / \mathrm{mAh}}=0.26 \mathrm{mAh}
$$

At $25^{\circ} \mathrm{C}$, the supercap provides a backup time of:

$$
\mathrm{t}=\frac{0.26 \times 10^{-3} \mathrm{Ah}}{1 \times 10^{-6} \mathrm{~A}}=260 \mathrm{~h} \text { or } 10.8 \text { days }
$$

At $70^{\circ} \mathrm{C}$, the backup time drops to 21.67 h ! Yikes! What's gonna happen with the automated plant when your controller goes down on a summer weekend?

Obviously, the decision to use supercaps for critical system backup must be made with care. I like to use a supercap as an emergency backup for the backup bat-tery-a $3.3-\mathrm{F}, 2.5-\mathrm{V}$ cap is a good choice which supplies a couple of hundred hours of secondary backup.

The following table should help put the relative capacities of batteries and supercaps in perspective:

| Power |  |  | Backup Time |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Source | Calmuep | a city | $@ 25^{\circ} \mathrm{C}$ | $@ 40^{\circ} \mathrm{C}$ | @ $70{ }^{\circ} \mathrm{C}$ |
| CR1632 | 144F | 120 mAh | 13.7 yrs. | 5.7 yrs . | 1.1 yrs. |
| supercap | 0.47 F | 0.26 mAh | 10.8 days | 4.5 days | 21.6 h |

Note the very large equivalent capacitance of the batteries and the small equivalent capacity of capacitors.

## Dale Nassar <br> Amite, LA

## Contacting Circuit Cellar

We at the Computer Applications Journal encourage communication between our readers and our staff, so have made every effort to make contacting us easy. We prefer electronic communications, but feel free to use any of the following:

Mail: Letters to the Editor may be sent to: Editor, The Computer Applications Journal, 4 Park St., Vernon, CT 06066.
Phone: Direct all subscription inquiries to (800) 269-6301. Contact our editorial offices at (203) 875-2199.
Fax: All faxes may be sent to (203) 872-2204.
BBS: All of our editors and regular authors frequent the Circuit Cellar BBS and are available to answer questions. Call (203) 871-I 988 with your modem (300-I $4.4 \mathrm{kbps}, 8 \mathrm{~N} 1$ ).

Internet: Electronic mail may also be sent to our editors and regular authors via the Internet. To determine a particular person's Internet address, use their name as it appears in the masthead or by-line, insert a period between their first and last names, and append "@circellar.com" to the end. For example, to send Internet E-mail to Jeff Bachiochi, address it to jeff.bachiochi@circellar.com. For more information, send E-mail to info@circellar.com.

## 486 EMBEDDED PC

Megatel has released a featurepacked 80486 PC-compatible, single-board computer. The $\mathbf{P C} / \mathbf{I I}+\mathbf{i}$ is packaged on a $100 \times 100 \mathrm{~mm}$ board and is available in either aPC/104 or ISA buscompatible format with the addition of Megatel's adapter.

Features available on the PCII +i include either a 25 - or $33-\mathrm{MHz}$, lowpower, Intel 80486 processor with up to $16 \mathrm{M} . \mathrm{B}$ of user DRAM, 256 KB of BIOS flash EPROM, ATcompatible BIOS, 2 MB of flash disk, a full 32-bit DRAM data bus, and 8 KB of built-in cache with floating-point units. Also on the board are a SCSI host adapter, floppydisk controller, S -VGA video and LCD controller, and Ethernet interface. Standard I/ O features include two IBM-compatible RS-232 serial ports and one BIOScompatible RS-232 serial port, a general-purpose parallel I/O port, real-time clock with battery backup, and the 16-bit ISA I/ O bus. CMOS technology is used to reduce power consumption to approximately 6 W and +5 V only.

Performance of the PC/II+ is increased by incorporating the capacity for 16 MB of on-board memory.

Memory is tightly coupled, thus enhancing the operation of the local cache. Chips \& Technology's 65530 Local Bus S-VGA controller with up to 1 MB of video RAM facilitates many of the higherresolution video modes. A complete legal BIOS (in flash EPROM) that boots standard versions of PC, MS, or Novell DOS is provided. The PC/IIti runs popular PC software packages including Windows 3.1.
Full SCSI host adapter support includes a SCSI-implemented AT hard-disk-drive controller that provides up to $50 \%$ increase in hard-disk performance over IDE. DOS and low-level formatting are accomplished by a single program. Other SCSI features include a full ASP1 shell interface including drivers for popular CD-ROMs, magnetooptical drives, and so on. Also included is SCSI-extension software, which offers automatic adjustment of AUTOEX EC. BAT and C ON F I G. SY S files, spanning capability, and a singleinstall menu.

The PC/II +i sells for $\$ 895$ in quantity.

## Megatel Computer Corp.

125 Wendell Ave. • Weston, ON • Canada M9N3K9
(416) 245-2953 • Fax: (416) 245-6505

## UNIVERSAL COMPUTER INTERFACE

Fisher Instruments introduces a universal computer interface providing design aid for engineers, experimenters, and students. micro-LAB functions with virtually any computer using an RS-232 serial interface at 300-19,200 bps with no handshaking required. micro-LAB enables a PC to power and control designs in any programming language.

The micro-LAB package includes a solderless breadboard with a function generator that produces sine, square, and triangular waveforms with a sweep input. The unit features three crystal-controlled clock-frequency sources, three 16-bit programmable counters, and one 8-bit event counter. Three A/ D channels dedicated to DC measure ments, one A/D channel devoted to AC measurements, and one 8-bit D/ A converter are on board. Two independent 8bit TTL-compatible input ports, two independent 8 -bit output ports, and a $300-\mathrm{mW}$ audio amplifier with internal speaker are also included. The unit measures $7.5^{\prime \prime} \times 3.5^{\prime \prime} \times$ 1.5".
micro-LAB sells for $\$ 249.95$ and includes sample application programs, sample graphics drivers, RS-232
 interconnecting cable, and a user's manual. The Power Pack (ELPAC WM-1 13TT) option is an additional $\$ 49.95$ and a demo disk outlining micro-LAB's capabilities is available for $\$ 5.00$.

Fisher Instruments
20611 E. Bothell-Everett Hwy., Ste. 232 • Bothell, WA 98012 • (206) 489-9153 • Fax: (206) 487-1528

# NEW PRODUCTNEWS 

## 8051 DEBUGGER

Chip Tools has released Version 3.1 of ChipView-51, a high-level debugger for 8051 C compilers. It is key compatible with Borland's Turbo Debugger, and is available in three versions: a high-performance simulator and debugger, a high-level user interface for Nohau's EMUL5 1PC, and a ROM-monitor debugger.

With ChipView, the Turbo C programmer can instantly debug code in the embedded-systems environment. ChipView presents over 14 different views of the user's program, including all of Turbo Debugger's views. It can display a C-level call stack, which shows nested function calls along with their arguments.

The ChipView- simulator provides full support for Dallas Semiconductor's DS5000, DS5001, and highspeed 80 C 320 . The user program can interact with real on-chip and off-chip I/ O, such as A/ D converters, timers, ports, or custom memory-mapped I/ O. Remote I/ O via the PC's COM ports lets the user attach real serial I/ O
 the display window or another serial device.

The ChipView- 1 Nohau emulator version provides support for every production board and pod from Nohau.

The ChipView- 1 Version 3.1 simulator sells for $\$ 795$, the emulator version for $\$ 595$, and the ROMmonitor version for $\$ 795$. A combo package is available for $\$ 995$. System requirements include an IBM AT or compatible with 3 MB of RAM and a hard disk.

## ChipTools

1232 Stavebank Rd. . Mississauga, ON Canada L5G2V2
(905) 274-6244 • Fax: (905) 891-2715

The BEST in ROM emulation technology:


## $\square 1$ Mbit 100ns - Price \$295

ROMboy includes a 10 day, no-risk money back guarantee! Call Today - 800-776-6423


921 Eastwind Dr., Suite 122 Westerville, OH 43081 614/899-7878
Fax 614/899-7888


NEW PRODUCTNEWS

## IN-CIRCUIT EMULATOR

The Signum in-circuit emulator offers real-time, transparent emulation for the entire Intel 80C 186 family of microcontrollers, including the XL, EA, EB, and EC versions. The USP-186 eases the development of the software and hardware of embedded-controller products in telecommunications, image processing, modems, robotics, and other high-speed applications.

The USP-186 connects to any IBM 386/486-compatible host computer via a serial port and users download and upload programs at 115 kbps .

The emulator emulates at speeds up to 26 MHz and comes equipped with 1 MB of overlay memory, which may be enabled in 256 -byte blocks. The trace-buffer memory is 32,768 entries deep by 80 bits wide, has filtering controls, and includes a real-time stamp with a 100 -ns resolution.

With the USP-186, a user can debug a real-time application without stopping the processor. With the aid of dual-ported memory, the user can view and modify program and data memory, define breakpoints, and enable the trace buffer while the processor is running.

A special windowing interface with a mouse makes the user interface fast and simple to use. An integrated source-level debugger for C provides source-code line stepping, local variable display, and support for all variable types including nested structures and arrays.

The Signum USP- 186 In-Circuit Emulator is priced from $\$ 7890(20 \mathrm{MHz})$ to $\$ 8290(26 \mathrm{MHz})$.

Signum Systems
171 E. Thousand Oaks Blvd., Ste. 202
Thousand Oaks, CA 91360
(805) 371-4608 • Fax: (805) 371-4610



## ENERGYMANAGEMENT CONTROLLER

Microchip introduces a device which reduces total energy consumption by up to $30 \%$ or more in a wide variety of electrical product applications. Typical applications for the MTE1122 Energy Management Controller encompass all residential, commercial, and industrial equipment which use fractionalhorsepower AC motors. Potential applications include water-filtration systems, sump pumps, refrigerators, cooling fans, compressors, and airconditioning units.

The MTEI122 integrates Microchip's 8-bit RISC-based PIC16/17 microcontroller technology with proprietary powermanagement firmware to allow AC-induction-motor applications to be more energy efficient. This saves energy costs by reducing utility demand. The energy consumed by the motor more closely matches its work.

The Energy M anagemotor load and then controlling power consumption thousands of times per second. Most AC induction motors require large currents under light or even noload situations. The unique algorithm in the MTEI122 monitors the AC signal and senses when the motor is consuming more power than is required. The device then modifies the AC signal so the motor can continue its rotational speed with less power.

The MTEI122 is available in 18-pin PDIP and SOIC packages and features 5-V operation and automatic power-on reset. List price for the MTE 1122 Controller (PDIP version) is $\$ 7.49$ in 1000-piece quantities.

Microchip Technology, Inc. 2355 West Chandler Blvd. Chandler, AZ 85224-6199 (602) 786-7200

Fax: (602) 899-9210
ment Controller operates by digitally monitoring the

## '386EX EMULATOR

Softaid has released an in-circuit emulator for Intel's '386EX embedded processor. The UEM-386EX offers a high-performance ' 386 development environment operating under Windows at speeds of 25 MHz .

Real-time trace is included, overcoming a shortcoming found in many low-priced tools. Trace is essential for debugging interrupt and DMA-based code since stopping the program at a breakpoint invariably corrupts the integrity of the emulation. The UEM-386EX includes a $4-K B$ trace buffer, generating views of the data as raw machine instructions, C source, or intermixed C and disassembled code. Triggers qualify trace-data collection, limiting acquisition to events of inter-est-all in real time.

The UEM-386EX comes standard with an integral performance analyzer that monitors the time spent in up to $\mathbf{2 5 5}$ routines simultaneously, maintaining accuracy better

than 100 ns. The performance analyzer quickly finds software bottlenecks.

Softaid's development tools come with the UEM386EX emulator and SLD for Windows. The emulator gives firmware engineers the raw resources needed to debug an embedded system, while SLD provides a shell to debug C and assembly language code. All compilers are supported.

The UEM-386EX offers an upgrade path for developers switching from older ' 186 designs to the '386EX. A simple pod swap lets the UEM work with any version of the ' 186 and the ' $386 E X$. The emulator covers the entire embedded x86 family.

The UEM-386EX emulator with SLD for Windows costs $\$ 9000$.

Softaid, Inc.
8310 Guilford Rd.
Columbia, MD 21046
(410) 290-7760

Fax: (410) 381-3253
\#505

## MOVE OVER INTEL MICROMINT SOURCES 80C52 CMOS BASIC CHIP

Micromint has a more efficient software-compatible successorto the power-hungry Intel 8052AH-BASIC chip. The 80C52-BASIC chip was designed for industrial use and operates beyond the limits of standard commercial-grade chips. Micromint's 80C52-BASIC chip is guaranteed to operate flawlessly at DC to 12 MHz over the entire industrial temperature range $\left(-40^{\circ} \mathrm{C}\right.$ to $\left.+85^{\circ} \mathrm{C}\right)$. Available in 40-pin DIP or PLCC

> 80C52-BASIC chip
> $\$ 19.00$
> OEM 100-Qty. Price
> $\$ 12.00$ BASIC-52 Prog. manual $\$ 15.00$ MICROMINT, INC.
> 4 PARK ST. • VERNON, CT 06066 TO ORDER CALL 1-800-635-3355

## C COMPILER FOR PIC CONTROLLERS

- Integrated software development environment including an editor with interactive error detection/correction.
- Access to all hardware features from C.
- Includes libraries for RS232 serial I/O and precision delays.
- Efficient function invocation mechanism allowing call trees deeper than the hardware stack.
- Special built-in features such as bit variables optimized to take advantage of unique hardware capabilities.
- Interrupt and A/D built-in functions for the C71.
- Easy to use high level constructs:
\#include 〈PIC16C56.h〉
\#use Delay (Clock=20000000)
\#use RS232(Baud=9600, Xmit=pin_1,RCV=pin_2)
main ()
printf("press any key to begin\n")
getc ()
printf("1 khz signal activated\n")
while (TRUF)
out\&it high (pin_8);
delay us (500);
delay_us (500) ;
\}
]

$$
\begin{array}{ll}
\text { PCB compiler } & \$ 99 \text { (all } 5 x \text { chips) } \\
\text { PCM compiler } & \$ 99 \text { ('64, } 71,84 \text { chips) }
\end{array}
$$

Pre-paid shipping \$5
COD shipping $\$ 10$
CCS, PO Box 11191, Milwaukee WI 53211
414-781-2794 x30

NEW PRODUCT NEWS

## INTERMITTENT TESTING BY POWER-ON CYCLING

Power-on and intermittent failures can be easily diagnosed with a new piece of test equipment from MicroTools. Poe-it is intended to provide a one-step solution to the problem of power-on testing.

Intermittent problems, caused by hardware and software, often occur after a power up. The problems are difficult to duplicate, and fixes are sometimes questionable. Some intermittent problems include improper hardware initialization, temperature-sensitive race conditions, vibration-sensitive interconnects, noisy or noise-susceptible power circuitry, unprotected interrupt windows, and power-on system-test problems. Systems may need to be tested for thousands of cycles before such problems appear.

Pot-it can be used early in the design cycle to uncover such problems. Pot-it is designed around an 8051 family part and features two high-speed input counters with 5 -VDC inputs, one optically isolated 10-30-VDC input, one 120-VAC @ 10-A cycled output, and one 5-A relay contact. Its user interface consists of a l-line, 16 -character LCD display, and 4-button keypad. A simple, menu-driven interface sets on and off times of each output with a $10-\mathrm{ms}$ resolution, resets input counters, starts and stops the test, and lets cycle counters for all inputs and outputs be viewed.

Pot-it sells for $\$ 295$.
MicroTools, Inc.
P.O. Box 624 • 714 Hopmeadow St., Ste. 14 • Simsbury, CT 06070 • (800) 651-6170 • Fax: (203) 651-0019

## CD-ROM ACCELERATOR

A CD-ROM Accelerator, which makes CDROM applications perform as fast as if they were running from a hard drive, has been announced by Ballard Synergy Corp. d-Time ${ }^{10}$ V1.l sets a new "ease of use" milestone for a CD. ROM accelerator with a Windows help program that has full-motion video.

When a quad-speed CD-ROM is accelerated, access times improve by 20 times (from 200 ms to 10 ms ) and data transfer rates by about 8 times. Slower CD-ROM drives see even more dramatic
improvements. Unlike RAM caches for CD-ROM, d-Time ${ }^{10}$ copies the critical data from CD-ROM to the hard disk. d-Time ${ }^{10}$ removes all glitches and pauses from multimedia sequences and saves a fifth of a second for each CD-ROM access. Twenty-minute, CD-ROM database searches are reduced to one minute. d-Time ${ }^{10}$ uses state-of-the-art, patent-pending technology to make the CDROM perform as fast as the disk drive. As the CD-ROM is used, d -Time ${ }^{10}$ automatically updates the acceleration file on the hard disk with the contents of the CD-ROM disks. Even if a power failure occurs, all information is retained
since it is on the hard drive. d-Time ${ }^{10}$ can create a time log containing the CD-ROM sector IDs, which can be used to re-create the exact contents of the acceleration file even on a different machine. Time logs for over 60 titles are included on the d-Time ${ }^{10}$ CD-ROM. By using the time log for a particular CD-ROM, the slow access of the CD-ROM can be avoided even for a first-use application.
d-Time ${ }^{10}$ features a quick install, which uses standard default values and includes extensive on-line help. It supports enhanced IDE hard drives, Novell DOS7, and 4DOS. The dTime ${ }^{10}$ CD-ROM is required only during installation.
d-Time ${ }^{10}$ is a pure software solution, so there are no switches to set or hardware to plug in. All that is necessary is to decide how much disk space to give the accelerator file.
d-Time ${ }^{10}$ sells for \$69.95.

Ballard Synergy Corp. 10715 Silverdale Way,

Ste. 208
Silverdale, WA 98383
(206) 656-8070

Fax: (206) 656-8205
\#507

UNIVERSAL DEVICE PROGRAMMER

Electronic Engineering Tools has announced a new Universal Device Programmer, which connects to a PC through a parallel port or a highspeed, parallel-interface card simply by using a switch. AllMax+ is a software-expandable programmer that supports a wide variety of programmable devices as well as testing digital ICs, SRAM, and DRAM.

AllMax+ interfaces with IBM-compatible personal computers. The operating software features a user-friendly interface that includes
pull-down menus, a macro facility for batch-file execution, and virtual memory management to deal with very large files. AllMax + software reads output from most compilers in JEDEC formats such as CUPL, PALASM, OPAL, and ABEL. It also includes test-vector capability, multiarray fuse-map editor, DOS shell-handling utilities, and file-format handler.

Devices supported are PLDs including AMD Mach family; bipolar PROMs; EEPROMs up to 16 Mb ; microcontrollers such as the Microchip PIC series, Motorola MC68000, and Zilog Z86 series; and serial EEPROMs. The AllMax+

hardware, including the standard 48-pin ZIF socket, minimizes additional adapter usage for regular DIP-type devices.

The AllMax + package sells for $\$ 745.00$. It includes a 48-gold-pin ZIF-socket programming module, universal-switching power supply (100-250 VAC), 6' printer cable, installation
disk, and manual. Other programming modules and sockets are available.

Electronic Engineering Tools, Inc. 544 Weddell Dr., Ste. 6 Sunnyvale, CA 94089
(408) 734-8184

Fax: (408) 734-8185
\#508

in Europe: (44) 0285-658122• in Canada: (514) 336-9426• in Australia: (3)467-7194•Distributor Inauiries Welcome

## FEATURES

Simulating
Microprocessor
Instructions in C

David Rees-Thomas

## Simulating Microprocessor Instructions in C

Using Spreadsheets to Simulate Digital Filters

> Although burning EPROMs no longer costs a bundle, it still takes time and isn't very efficient for debugging. To cut labor costs and better learn the micro he's using, David creates his own simulator.
 ler projects on a limited budget, you need every bit of inexpensive debugging help you can get. EPROM and EEPROM versions of your favorite processor are great because they let you test your code, fix it, and try again. But, the burn-and-pray method of debugging is inefficient at best and downright frustrating much of the time.

For example, suppose your project has to use BCD (binary-coded decimal) arithmetic. Your CPU doesn't have a DAA (decimal-adjust accumulator) instruction, so you write a subroutine to do the equivalent function. Can you readily test all possible combinations of input to that routine? If it doesn't work $100 \%$ the first time, how many patches will it take to make it work? How many E(E)PROMs will you have to burn to be sure?

Here's where a software simulator can save hours of development time. Running on a PC or Mac, the simulator lets you step through your code line by line, manipulate registers, watch changes in memory, and monitor the CPU's flag bits, all with a few keystrokes. Need a B EQ (branch if equal) instead of a $\mathrm{B} N \mathrm{E}$ (branch if not equal) at address \$F0C3 (that's 0F0C3h

Listing 1-The target microprocessor's instruction set is represented by an array of structures containing details about each instruction. Many high-leve/ languages, including $\mathcal{C}$, make building such an array very intuitive and are well suited for use in devel oping a simulator.

## a)

struct instruction \{
char mnemonic[8];
/* opcode menoni c in ASCI I */
int opcode;
/* opcode in bi nary */
int $n$-bytes;
/* I ength in bytes */
int $n$-cycl es:
/* nachi ne (E) cycl es */
int node: $\quad / \star$ code for addressing node $* /$
void(*fcn)();
\};
b)
struct instruction instruct[]=
"I da ", $0 \times A 6,2,2,4,1 \mathrm{~d} a / \star$ i mpl enents LDA immedi ate*/
:
! ;
for you nonMotorolans)? Simply change the contents of that location from $\$ 26$ to $\$ 27$, and run your simulation again. You can clean out a whole handful of bugs like this in the time it takes to erase one EPROM.

OK, that's nice, but where can you get a simulator cheap? There are lots of good simulators out there if you can afford them, but what can you do on a limited budget? With a mainstream controller like the $68 \mathrm{HCl1}$, you often can find a freeware or shareware simulator by searching the bulletin boards.

On the other hand, there may not be any simulator available for the obscure Nominal Macro XYZ223 chip in your latest project. If time is no object, you might want to try writing your own.

This article describes the approach I used to develop a simulator for the Motorola 6805 family of microcontrollers.

## SIMULATOR BASICS

In its simplest form, a simulator lets you execute the functions typically found in the ROM-monitor firmware on an evaluation board. You can:

- examine and change memory contents and CPU registers
- load a program into memory
- disassemble machine code in memory
- execute machine instructions in memory continuously or step by step
- set break and watch points to monitor program execution

You can implement the first three simulator functions fairly easily in any high-level language. An array of bytes(unsi gned charinC)can represent the processor's memory or I/ 0 address space. Bytes and words (unsi gned int) can be used for 8- and 16-bit CPU registers. Loading a program is usually a fairly simple matter of translating the S19 or Intel hex file output by an assembler from ASCII characters to binary and saving the results in the correct elements of the memory array.

## READING INSTRUCTIONS

Disassembly or regeneration of the original assembler source code from machine instructions is a somewhat larger task. Each machine instruction can be represented as a unique binary or hexadecimal number stored in memory. We can use that number as an index into some sort of table and then print out the corresponding assembler mnemonic and operand. The problem is that it's hard to tell what's an opcode and what's an
operand. For example, suppose the three memory locations starting at address \$0400 (400 hex) each contain the byte \$A6:

0400 A 6 A 6 A6...
One of those bytes is the opcode or machine codefor a 6805 LDA (I oad accumulator] instruction-but which one?

As with all good questions, the answer is "it depends." If the CPU has just been reset, and the reset vector contains $\$ 0400$, then the first A 6 is the opcode. The same applies if the CPU has just completed execution of a previous instruction. In both cases, the CPU's program counter (PC) contains $\$ 0400$, and the processor is ready to fetch an opcode. The CPU then reads the contents of $\$ 0400$ and increments the program counter.

What's the next A6?
Once again, it depends. Since the processor has just completed an opcode fetch, the meaning of the next byte depends on how this machine instruction is decoded by the CPU. In the 6805 family, the load accumulator can be represented by six different opcodes: A6, B6, C6,D6, E6, and F6. Each instruction puts one byte of data into the accumulator. Where that byte comes from (i.e., the effective address of the byte) depends on which of the six opcodes the CPU fetched.

In decoding a machine instruction, the processor determines two things: the actual operation to be performed (load, add, or compare) and the instruction's addressing mode. From the latter and, in some cases, the contents of a CPU register, the processor computes an effective address. In our example, A6 represents a load accumulator in the immediate mode. The operand-the actual data loaded into the accumulator-is in the location immediately following the opcode. The complete instruction is two bytes long. The third A6 then becomes the opcode of another LDA instruction.

Getting back to our disassembler, we can see that the table entry for opcode number 166 (\$A6) might contain the following items:

- an assembler mnemonic string in ASCII characters (LDA)
- the length of the instruction in bytes (2)
- a code to indicate addressing mode (4-an arbitrary choice)

A table of 256 such entries covers the entire 6805 opcode map including illegal opcodes, which are values with no corresponding machine instruction. Members of the 6805 family share a single-page opcode map (i.e., every opcode occupies a single byte). Other processors such as the $68 \mathrm{HCl1}$ or $\mathrm{Z80}$ have a number of two-byte opcodes, but the number of different values of the extra byte or prebyte usually is quite small.

Now, with a little bit of extra effort, we can disassemble the sequence A6 A6 and print:

0400 A6 A 6 LDA 非\$A6
If we encounter an illegal opcode we can print any suitable indicator, such as I LLOP or just**:

## 041641 ***

## EXECUTING INSTRUCTIONS

One thing a disassembler can't do is tell the difference between code and data. $\$ 41$ is not a legal opcode for a 6805, but it is the ASCII value for an " A ". A disassembler can identify a complete instruction such as J M P $\$ 0420$. It can't follow program flow, so it doesn't know enough to jump over the character string "ABORT" starting at $\$ 0416$, say, and pick up again at $\$ 0420$. What we need is a way to execute each instruction in turn, so we can follow the program flow.

Simulating the execution of a microprocessor instruction is not all that difficult once you've built the instruction table. We can break the execution into a sequence of seven steps:

1. Fetch the opcode from the memory location defined by the contents of the simulated program counter
2. Increment the PC
3. Determine the instruction's addressing mode

Listing 2-a) The 7 da ( ) function copies one byte from simulated memory to the simulated-accumulator register, setting flag bits if the value of the byte is zero or negative. The where () function (see Listing 3) determines the location in memory which contains the original data. b) The fiag bifs (condition codes in Motorolan) are i mpl ement edas 9 -bit fieids in the structure CC. FI ag bits generally ref I ect the result of the most recently executed instruction(s). The I bif, a Motorolan exception, is c/eared or set by specific instructions to enable or disable CPU interrupts.
a)
voi d lda(byte opcode) \{
word ea;
ea = where(opcode);
A = memory[ea];
/* location addressed
CC. $\mathrm{N}=(\mathrm{A} \& 0 \times 80)$ ? 1
$C C .2=(A) ? 0: 1$;

b)
struct ccr $\{$ /* Condition Code Register
/* carry flag
unsi gned int Z : 1 /* zero flag
unsigned int $\mathrm{N}: 1 \quad 1 *$ negative (sign)
unsi gned int I: 1 /* interrupt mask
unsi gned int $H: 1 \quad 1 *$ hal f-carry flag

| /* Condition Code Regi ster | */ |
| :--- | :--- |
| /* carry flag | $\star$ / |
| /* zero flag | */ |
| /* negative (sign) | */ |
| /* interrupt mask | */ |
| /* hal f-carry flag | */ |

\} CC:
4. Read the operand(s) if any and compute an effective address (EA)
5. Increment the PC as required so that it points to the next instruction
6. Modify any registers and/ or memory locations that are affected by the instruction
7. Set or clear any condition code (flag) bits that are affected by the instruction (carry, sign, zero, etc.)

An instruction table looks after the first five steps. The last two require you to write a set of what I call implementation functions. Each implementation function performs a machine instruction by manipulating the contents of the simulated registers, memory, and condition codes. We could write a separate function for each opcode, but it's simpler to lump all of the variations of one instruction, such as LDA, into a single routine.

I chose to implement my simulator in C partly as a learning exercise and partly because of some useful features of the language. I've been referring to an instruction table as a basic part of the program. As you can see in Listing la, a single entry in this table is a structure of typein struc. $\mathbf{t} \mathbf{i}$ on. The entire instruction table or
opcode map is represented by an array of256 instructions (see Figure 1b).

I declared the CPU registers A (accumulator), X (index register), PC (program counter), and SP (stack pointer) as global variables (unsigned char orint as appropriate).

You may have noticed some additions to the original table entry. The variable opcode just repeats the position of a specific entry in the array, but it adds readability and makes life a bit easier later on. The number of machine cycles that it takes to execute an instruction is tracked with $n \ldots c y c l$ es (E cycles in Motorolan). The pointer to the specific $C$ function, which actually implements the instruction opcode, is the most important. We'll look at an example of an implementation function shortly.

The first two steps in the execution of a microcontroller instruction include fetching the opcode and incrementing the program counter. We can do that in one line of C :

```
opcode = memory[PC++];
```

The value in the simulated program counter PC (an unsi gned int) identifies the location of the next
instruction to execute. The contents of that location (i.e., the opcode) then becomes an index into the instruction array. Each member of that array is a C structure. So, for example, we can refer to the addressing mode that corresponds to a given opcode as in struct Copcodel . mode. Betteryet,allit takes to execute an instruction is one line:
instruct[opcode].fon();

The work comes in writing the implementation functions for each of the microcontroller's instructions. It's not difficult, but you have to keep track of the details. Going back to my earlier example, opcode A6 in a Motorola 6805 leads us to an instruction array member that looks like this:
" LDA" , OxA6, 2, 2, 4, I da

This instruction loads the accumulator with the contents of the memory location immediately following the opcode. The hex value of the opcode is A6. The instruction is 2 bytes long, and it takes 2 clock cycles to execute. Code 4, by my convention, indicates the immediate addressing mode. 1 da is the name of the C function performing the simulated load-accumulator instructions. The extra spaces following the mnemonic LDA help to format the output of the disassembler. Listing 2a shows the 1 d a -implementation function.

In the listing, I define byte and wor d asdatatypesof unsi gned char (8-bit) and unsi gned i nt (16-bit), respectively. The function where (discussed in more detail later) computes the effective address ea, which in this case is the memory location containing the data to be loaded into

Listing 3-The function where () computes the memory address of the source or destination in a data (load, store, test, or modify) instruction or the desfinafion of an absolute jump or jump-to subroutine. For a conditional branch instruction, where () returns a signed offset to be added to the contents of the program counter if fhe condition is true. Specific bits in the instruction opcode determine the addressing mode (i.e., exactly how the address computation is to be performed).

```
word where(byte opcode) { /* compute effective address*/
    word temp;
    switch (opcode>>4){
        case 0x00: case 0x01:
        case 0x03: case 0x0B:
                return(memory[PC++]);
        case 0x02: /* rel ative branches */
        return(sex(memory[PC++])); /* return offset, not EA */
        case 0x06: case 0x0E: /* i ndexed. 8-bit offset */
        return(X+memory[PC++]);
        case 0x07: case 0x0F: /* indexed, zero offset*/
        return(X); /* i s I-byte i nstruction */
    case 0x0A: /* i mmedi ate mode*/
        return(PC++); /* dat a follows op-code */
    case 0xOC: /* extended address*/
        temp = memory[PC++]<< 8: /* MS byte follows opcode */
        return (temp + memory[PC++]);/* LS byte follows MS*/
    case 0x0D: /* i ndexed, 16-bit offset */
        temp = memory[PC++]<<8; /* is 2 bytes after opcode */
        ret urn (X + temp + memory [PC++]);
    def ault:
        return (OxFFFF);
```

the accumulator. The next line does the actual loading of A.

## WHAT ABOUT THE CPU FLAGS?

Motorola microcontroller instructions are much more likely to have an effect on the flags or condition codes than those of a Z80. Thus, every 6805 LDA instruction affects both the Z(ero) and N(egative) flag bits according to the value loaded.

I represented the condition-code register as another structure-in this case, a bit-field named CC (Listing 2b). The last two lines of the 1 da function implement this manipulation of the flags:
if bit 7 of $A$ is set, then set the N flag, else clear it;
if $A$ equals 0 after the load, then set the $Z$ flag, else clear it.

## COMPUTING THE EFFECTIVE ADDRESS

Thew her e function used to compute effective address is common to most of the implementation functions. The exceptions implement instructions, such as COMA or C LRX, which use the inherent addressing mode. These instructions don't require a memory access other than the opcode fetch. The current version of where (Listing 3) takes advantage of the fact that the addressing mode is encoded in the most-significant four bits of a 6805 opcode. All immediatemode instructions, for example, not just LDA, have hex values starting with \$A.

The remaining L DA opcodes-\$B6, \$C6,\$D6,\$E6, and \$F6-cover direct, extended, and three varieties of indexed addressing. Extended addressing is the most obvious. The complete effective address is contained in the two bytes following the opcode. Direct addressing is similar, except that only the least-significant byte of the effective address follows the opcode. The most-significant byte is always $\$ 00$. An indexed effective address is formed by adding the contents of the $X$ register ( 8 bits wide) and an unsigned offset. The offset may be zero, one, or
two bytes in length, depending on the opcode.

One addressing mode is treated a bit differently. Case 0x02 (relative branches) returns a signed offset rather than an effective address. It isn't quite as interesting as it looks, though. The sex function merely sign-extends an S-bit two's complement offset to 16 bits. The branch-instruction-implementation functions add the result to the current contents of the program counter to give the location of the next instruction.

## CONCLUSION

This discussion should give you enough information to start writing your own microcontroller-simulation package. I haven't gone into details about the user interface since that's a matter of personal preference. My original version, written as a teaching tool at the British Columbia Institute of Technology, simply duplicated the ROM-monitor interface on the 146805E2 boards used in the lab. With a simulated on-chip timer and interrupts generated from the PC keyboard, the program helped several classes of BCIT students to unravel the mysteries of microcontroller-instruction execution.

A more recent revision simulating the MC68HC05J2 enabled me to find a bug in Motorola's original documentation of the half-carry flag. If nothing else, writing your own simulator gives you new insight into the operation of your favorite microcontroller.

David Rees-Thomas has a B.Sc.in chemistry and math from Queen's University and a diploma in Electronics Technology from Northern College in Kirkland Lake, O ntario. For the last ten years, he has been teaching at the British Columbia Institute of Technology in Burnaby, BC, where he specializes in microcontrollers and data communications. David may be reached at resd2215@bcit.bc.ca.

## IRS

401 Very Useful
402 Moderately Useful
403 Not Useful

\author{ HUGE BUFFER<br><br>FAST SAMPLING<br><br>SCOPE AND LOGIC ANALYZER<br><br>C LIBRARY W/SOURCE AVAILABLE POWERFUL FRONT PANEL SOFTWARE<br><br><br><br>DSO Channels<br><br>2 Ch . up to $100 \mathrm{MSa} / \mathrm{s}$ or<br><br>1 Ch . at $200 \mathrm{MSa} / \mathrm{s}$<br><br>4 K or 64 K Samples/Ch Cross Trigger with LA 125 MHz Bandwidth<br><br>Logic Analyzer Channels 8 Ch . up to 100 MHz 4K or 64K Samples/Ch Cross Trigger with DSO<br><br>\$1799 - DSO-28204 (4K)<br><br>\$2285 - DSO-28264 (64K) }

Criger wih

## Universal Device Programmer

F'AL
GAL
EPROM
EEPROM
F-LASH
MICRO
PC
etc.


Free software updates on BBS
Powerful menu driven software

## 400 MHz Logic Analyzer

up to 128 Channels
up to 400 MHz
up to 16K Samples/Channel Variable Threshold Levels
8 External Clocks
16 Level Triggering
Pattern Generator Option

\$799- LA12100 (100 MHz, 24 Ch ) \$1299- LA32200 ( $200 \mathrm{MHz}, 32 \mathrm{Ch}$ ) \$1899-LA32400 (400 MHz, 32 Ch ) \$2750 - LA64400 (400 MHz, 64 Ch )

## Call (201) 808-8990

# FEATURE ARTICLE 

Hank Wallace

## No Emulator? Try a One-wire Debuager

 that a customer had requested some software changes for. Unfortunately, while making the changes, I introduced a bug. Being an economically paranoid designer, I had found a function for every pin on the micro, including the serial I/ O. So, without an emulator, I was rather blind bug-wise.

In the past when I got into this situation, I have resorted to shifting the data out serially on an idle microprocessor I/ O pin. On other occasions, I have even hung the program in a loop at a certain point and scoped the address lines to see if the micro hit the death point. None of these approaches is very programmer friendly or productive. They require a lot of squinting in dim light to visually capture a $1-\mathrm{MHz}$ serial data burst on a nonstorage scope.

This frustration, however, produced an idea. I needed to expand my crude serial debugging method with some automation so it would be more useful in systems without explicit communication ability or an emulator. No doubt, many users of single-chip micros are in this situation.

I needed to send out some tracepoint debug data, say, a few bytes, on one I/ O line and capture it on a PC for display-this would enable me to view
critical system information. Of course, the serial-transmission routine had to be as small and unobtrusive as possible, transmitting data at whatever rate was convenient. Also, the polarity of the data had to be sensed by the PC and corrected accordingly so a developer could probe the datastream at any convenient point in the circuit.

## SOLUTION OVERVIEW

After a lot of thrashing that night between 10 р.м. and 3 а.м., a final solution came out. The onewire debugger has the following features and constraints:

- The target system shifts out its data prefaced by an 8 -bit unique word. The value of this word is fixed at A5h and gives clock and polarity information to the PC program. (I did this so another I/ O line would not be wasted for a clock signal.) An example of the 8051 routine is shown in Listing 1.
- The target can shift out a variable number of bytes and the PC figures out the rest. It displays data according to user specifications. In contrast to asynchronous serial data, there is no fixed-character formatting. The user tells the PC the length of the data burst.
- The data rate is not of much concern as long as it is between 150 Hz and 12 kHz (depending on the data length] and a $33-\mathrm{MHz}$ ' 486 PC is being used as a baseline receiver. Although the PC adapts to the data rate, it is important that the data rate remain constant for the entire burst.
- The data sense can be inverted or true. Taking a cue from the polarity of the received unique word, the PC inverts the data if necessary.
. An output line that is typically static should be used because the decoding program is triggered by signal edges. The data represents only a quick disturbance to the output line, and there are typically some output lines in a system which would not be harmed by a fast data burst. For instance, the same product also has some output lines driving lamps which are typically in
one state. The lamps don't respond to the data.
- The PC uses one of its printer port's handshaking input lines to read the serial datastream at TTL levels.


## HARDWARE CONFIGURATION

Figure 1 shows the debugger's hardware arrangement. I built a buffer out of a 4049 hex inverter to isolate my embedded system from the PC just in case of target meltdown, though this is not absolutely necessary if you can afford to toast your PC. But, I know, I know, it's 5 p.м., and the not-yet-working, tradeshow demo system ships at 6 p.м., and the sales manager has been in your face for a week-use wire and a DB-25!

The input line at J2 is connected to your target system's temporary serial-data output and J1 is connected to the target's ground. The DB-25, P1, connects to your PC's parallel port. Power for the flea-power 4049 is derived from one of the PC's paralleldata output lines so the circuit can be switched off when not in use. This arrangement gives a high-impedance probe input and the ability to drive a few feet of cable without affecting the target system. The rest is software.

## HOW IT WORKS

The PC program waits for a positive or negative edge in the datastream. It then samples data until the buffer is full or until no edges are seen for a while. The actual data samples are not stored, but only the duration of each high or low event. The program scans the data for O-I-0 and 1-O-I noise glitches and deletes them.

The data is scanned again, looking for the smallest pulse width (assumed to be the width of one data bit). This smallest characteristic width always appears in the unique word. With this data bit width, the program averages


Figure I--The one-wire debugger requires just a moment of time on an otherwise occupied I/O bit on the target system. The data is passed info a PC prinfer port, buffered by a 4049 (which is also powered by the printer port), and the rest is software.
all other similar widths in the bit stream, arriving at an average bit duration. This duration is used to step through the bitstream and convert the samples to hard ones and zeros.

Once the data is converted, the unique word detector searches the data and, if the unique word is found, the remaining data is displayed. This whole process takes a fraction of a second, and after printing, the program recycles for another data burst.

Entering RX ? displays a list of command-line switches that the decoding program understands. These switches provide flexible formatting of data output including base conversions, byte, word, long integer, and ASCII modes, as well as time stamping, printer-port selection, and beep-on-decode alarm. If you need to run a test for an extended time to catch an infrequent bug, it will log data to a file. As well, the program has a framework for adding special formatting options as needed. Note that the $L$ option for capturing data LSB first assumes that only the data is LSB first. The unique word must still be transmitted as A5h, MSB first, or 5Ah LSB first.

A nother option, $-Z$, is included to allow testing of RX. C running on another PC. It causes RX to send repeatedly a fixed, four-byte datastream such as $11 \mathrm{~h}, 22 \mathrm{~h}, 33 \mathrm{~h}, 44 \mathrm{~h}$. This datastream enables you to judge
the speed performance of RX on your PC without having to run any code in a target system. The data is emitted on pin 2 of the PC's DB-25 printer-port connector. That pin can be connected to the input of the hardware buffer for testing.

The 8051 routines in Listing 1 are used to dump data serially to the PC. Notice that interrupts are disabled during data output to ensure that the bit period is constant and not lengthened by interrupt activity. You may leave interrupts enabled if the bit rate is low or the ISR execution time is small. The port line used here is P1.5. However, it should be changed to accommodate your target system.

The same is true for register usage. The bit-delay constants may also be adjusted for the master clock used in your target to get a usable bit rate. These routines are trivial to adapt to other micros.

This system does not decode data in real time, but rather buffers and analyzes a batch of data. Information learned about the latter part of a data burst is used to process the earlier part, something non-error-correcting, realtime decoders normally do not do.

Decoding data in real time is a more difficult problem. For bursty messages like this, though, decoding data offline provides simpler operation. This system is not optimized for use on noisy communications channels, like radio. So, beware!

The source code for this project is available on the Circuit Cellar BBS and can be modified for your needs. For instance, you may want to use other display formats or automated testing.

## SYSTEM CONSTRAINTS

This debug method is meant for only short data bursts of just a few bytes, not for major core dumps. Use of longer bursts for light debugging of a
target program seems unnecessary，but other applications may benefit．

One potential problem with the one－wire debugger is the timing drift which occurs as the data is decoded．It is caused by sampling granularity effects in the averaging phase；a decoder that adjusts its window during decoding would improve the situation． A nother solution is to use a more complex encoding scheme which contains more clock information than the NRZ（nonreturn to zero）format used here．The FM format is such a scheme and is similar to that used in disk－drive data encoding．Encoding another format into the target system is，of course，more complicated．I ruled it out for this project around 11：15 p．м．

As a result of the problematic granularity，the decoder is overly sensitive to the data pattern at high data rates．For example，when decod－ ing the unique word and four zero bytes，the only clock information available is contained in the unique word．By the time the decoder steps out into the fourth byte，some errors

Listing I－－The serial－debugging output routines for the 8051 can be easily adapted for other micros．

```
;void debug(int data) /* passed in ro,rl */
```

; This function serially sends a uni que word followed
; by the contents of $r 0$ and $r$.
: 1
debug

； 1
；voidshift＿out（char data）／＊passed in accumul at or＊／
：This function shifts out the byte passed，MSB first．A time ；del ay is performed here to set the bit duration and should be ：adj usted for the clock rate used in the target system This
（continued）

REMOTE POWER CARD！ Rnase


WATCHDOG RESETS PGIF THANGS FOR HARDWARE OA SOFTWARE REASONS
PHONE
TURN ON PC WTTH PHONE， SHARE VOTEE／MODEM LNE， CONTROL AC APPUANCES
TIMER
WAKEUP OR SHUTDOWN PC， WAKEUP OR SHUTDONN PC，
LATE NTTE BACKUP／MODEM， LATE NTE BACKUP／MODE
CONTROL AC APPLIANCES


95\＄${ }^{2 \pi}$


DATA AOUISTION，SERVO CTL，AUDIO OETT RESOLUTON 22KHZ SAMFLERATE SHARP CUTOFF ANTIALLAS FLLTER CREATE STEREO BLASTER（VOC）FILES 95\＄ 2 GHJAN DAC mand 8－BIT RESOLUTION 4 AKHZ SAMPLE RATE 8－BIT RESOLUYS MONO／STEREO ELASTER FLES FUNCTIONS AS DIGITAL ATIENUATOR TOO 75\＄

MVS BOX 850 MERRIMACK，NH （508） 7929507

5 year limited warranty FREE SHIPPING IN USA

| $-b-b-j 2 T-b=y-12$ |
| :---: |
| C COMPILERS |
| CROSS ASSEMBLER |
| DEBUGGERS |
| ${ }^{88} 8{ }_{80}$ |
|  |
| 为 |
| 为 |
| 为 |
| 为 |
|  |
|  |
| ach Smomemext |
|  |
|  |
|  |
|  |
|  |


will already have accumulated. Data may not be decoded properly if the rate is too high. On my '486/33 PC clone, this usability threshold is 1.5 kbps for 4-byte bursts, 3 kbps for 3byte bursts, 6 kbps for 2-byte bursts, and 12 kbps for I-byte bursts. Thus, if you need to blast out data quickly, keep it short.

Also, the mere printing of data takes time, and the receive software
does not scan for data while printing. There is a finite dead time while printing a data burst before the receiver is reinitialized. This means data bursts must be spaced apart in time somewhat (say, 100 ms ), depending on the print options selected. Oh well, what did you expect for free?

NOT AN EMULATOR, BUT...
I hope the source code for this
project will make your 10 p.м. projects run a little smoother. Having used this technique, it still leaves me longing for a real emulator. But, for infrequent needs and a no-deep-pockets employer, this one-wire debugger works wonderfully! 圆
Hank Wallace is the owner of Atlantic Quality Design, an embedded systems hardware and software design firm located in Rural Hall, North Carolina. He can be contacted at (910) 377-2843 or hwallace@cybernetics.com.

## SOFTWARE

Software for this article is available from the Circuit Cellar BBS and on Software On Disk for this issue. Please see the end of "ConnecTime" in this issue for downloading and ordering information.

## I R S

404 Very Useful
405 Moderately Useful
406 Not Useful


## FEATURE ARTICLE

Steven Kubis <br> \title{
Using Spreadsheets to <br> \title{
Using Spreadsheets to Simulate Digital Filters
} Simulate Digital Filters
}

## Who says spread-

 sheets are just a financial tool? Steven proves otherwise. Cells easilyaccomodate input data and subsequent calculations of the output signal. Voilà, your spreadsheet is a digital filter!
 an IIR digital filter using a $68 \mathrm{HCl1}$ microcontroller. We used MATLAB to design a second-order, low-pass IIR filter. MATLAB generated the transfer function that we implemented using the $68 \mathrm{HCl1}$. When we tested the filter, we found the output was sporadic.

Obviously, something was wrong with the filter, but we didn't know whether the problem was in the design or the implementation. To successfully troubleshoot the filter, we first had to verify that the design was correct. If we could do this, then we knew our problem was in the implementation, not the filter design.

Because it was a student project, our method had to be inexpensive. We decided to use a spreadsheet to simulate and verify the filter design.

## IMPLEMENTING THE FILTER SIMULATION

We used Microsoft Excel for the Macintosh to implement the simulation. Any standard spreadsheet can be used. However, to be most useful, it's best if the spreadsheet can plot graphs directly on the worksheet (see Figure 1). To understand how the simulation works, let's first review digital filters.

Digital filters sample an input signal and calculate the output value
at specific, constant time intervals. The time between these intervals is the period. The sampling frequency of the filter is the reciprocal of the period. The characteristics of digital filters are based on the sampling frequency.

Spreadsheets work well for digitalfilter simulation because instead of being periodic in time, they're periodic in position. Each row in the spreadsheet can represent one sample of the input signal and the resulting calculated output signal.

## PARTS OF THE SPREADSHEET

The spreadsheet is composed of six parts:
sample column-serves as the timebase for the simulated filter and is used as a basis for the input and output plot. The input signal for the simulated filter is derived using the sample column. For most simulations, 100 data points are adequate.

- input column-produces the simu-lated-input signal for the filter. The values in this column are computed based on the sample column and the values of the input signal frequency and sampling frequency. This is described in detail in the next section.
- filtered column-contains the output of the simulated filter based on the input signal and the filter coefficients.
- signal and filter characteristicsspecify the input signal frequency and the sampling frequency of the filter. They also specify the inputsignal magnitude and any offset.
. filter coefficients-come from the discrete-time transfer function used to describe the digital filter. These coefficients are used to calculate the values in the filtered column.
- input and output plot-enables the input signal and filtered output signal to be viewed. The plot is produced by plotting the values in the input and filtered columns versus the sample column.


## PRODUCING THE INPUT SIGNAL

The input signal is the most
difficult part of the spreadsheet to


Figure l--Microsoft Excel running on a Macintosh works well for filter simulation because if can display graphs of the data on the same screen as the spreadsheef itself.
implement. The input signal should be periodic and have characteristics of standard input signals (standard input signals include sine, square, and triangular waves). It also must demonstrate the correct relationship between the frequency of the input signal and the sampling frequency. Two basic calculations produce these results.

To be periodic, the number of samples in one period of the input signal must be calculated. This value is determined by the ratio of the sampling frequency and the input frequency.

## Samples Per Period $=\frac{\text { Sampling Frequency }}{\text { Input Frequency }}$

One cycle of the input signal must be completed in this number of samples.

To correctly produce the input signal, the current position in the current period of the input signal must also be determined, as shown in Figure 2. The position in the period (PP) is calculated by:
$\mathrm{PP}=$ Current Sample \% ( $\left.\frac{\text { Sampling Frequency }}{\text { Input Frequency }}\right)$
where \% is the modulus operator. Based on these calculations, the different input signals are produced (descriptions of some standard input
signals follow). Be sure to use absolute references for the input and sampling frequency, magnitude, and offset. Use a relative reference for the current sample.

The sine wave is simulated using the SI N () function found in standard spreadsheets. The signal is scaled based on the magnitude, rounded to the nearest integer, and then offset:

Round $\left(\operatorname{SIN}\left(\frac{\mathbf{P P} \times 2 \pi \times \text { Input Frequency }}{\text { Sampling Fraquency }}\right) \times\right.$ Magnitude + Offset
The square wave is simulated using the I $F$ () operation and $\operatorname{COS}$ () function found in standard spreadsheets. When the output of the $\operatorname{COS}()$ function is positive, the signal is the magnitude plus the offset. When the $\operatorname{COS}()$ function is negative, the signal is the offset less the magnitude:

$$
\begin{aligned}
& \text { IF } \cos \left(\frac{\mathrm{PP} \times 2 \pi \times \text { Input Frequency }}{\text { Sampling Frequency }}\right)>0 \text { THEN } \\
& \text { Magnitude } \text { Offset } \\
& \text { ELSE } \\
& \text { Offset -Magnitude }
\end{aligned}
$$

The triangle wave is simulated by two parametric equations. The signal starts at the positive magnitude and decreases to the negative magnitude by the middle of the period. In the second half of the period, the signal starts at the negative magnitude and increases
to the positive magnitude. The I F ( ) operation determines which half of the period is currently being calculated (seeFigure 3).

The output of the filter is calculated from the difference equation for the filter being simulated. The form of the difference equation varies depending on the type of filter. When entering the formula to compute the output, you should use absolute references to the filter coefficients. Using this method, you have to write only one formula, which can be copied to all rows in the output column.

## USING THE SPREADSHEET

This spreadsheet can be used to simulate IIR filters, FIR filters, and


Figure 2-The current position in the current period of the input signal must be determined for the input signal to be periodic. In this illustration, the value of the input signal for the fourth of sixteen positions is calculated.


Data Genie offers a full line of test \& measurement equipment that's innovative, reliable and very affordable. The "Express Series" of standalone, non-PC based testers are the ultimate in portability when running from either battery orAC power. Data Genie products will be setting thestandards for quality on the bench or in the field for years to come.


HT-28 Express

## 

The I-T-28 is a very convenient way of testing Logic IC's and DRAM's. Tests most TLI74, CMOS 40/45 and DRAM's 4164-414000, 44164-441000. It can also identify unknown IC numbers on TL 74 and CMOS 40/45 series with the 'Auto-Search' feature. \$189.95


HT- 14 Express EPROMFROCRAMMER
The HT-14 is one-to-one EPROM writer with a super fast programming speed that supports devices from 27328 to 27080. with eight selectable programming algorithms and six programming power (VPP) selections. \$289.95


The Data Genie P-300 is a useful device that allows you to quickly install addon cardsor to test prototype circuits for your PC extemally. Without having to tum off your computer to install an add-on cards, the P-300 maintains complete protection for your motherboard via the built-in current limit fuses. \$349.95


Microsystems
Division of MING $\in \mathbb{P}, \mathbb{I N C}_{\mathbb{M}}$ 17921 Rowland Street
City of Industry, CA 91748
TEL:(818) 912-7756
FAX : (818) 912-9598

## Call for a dealer near you. 1-800-473-6606

Data Genie products are backed by a full lyear limited factory wananty.
a nalog filters that have been converted to discrete-time form. I suggest you make a template for each type of filter and input, then begin experimenting. The description of three filters follow. Use these filter designs to test your templates.

The following equation is the generalized transfer function for an IIR filter of order q.

$$
H(Z)=\frac{Y(Z)}{X(Z)}=\frac{b_{0}+b_{1} z^{-1}+\ldots+b_{q} z^{q}}{a_{0}+a_{1} z^{-1}+\ldots+a_{q} z^{-q}}
$$

In Figure 4, we see what converting this to a difference equation yields. The value of the difference equation is computed to produce the filter output. When calculating the difference equation, it's a good idea to use as many coefficients as the highest-order filter needs. When simulating lowerorder filters, enter zeros for the higherorder coefficients.

Note that the output is calculated from the current input and previous input and output values. For the filter to be causal, you need to use zero as the input for the samples prior to sample 1. The number of these zero samples depends on the order of the filter you're simulating. Also, when you write the output formula, be sure to use relative references to the previous input and output values.

After you've created the template for an IIR filter, try simulating the filter shown in Figure 5a. This filter is a second-order, low-pass, Butterworth filter, designed using MATLAB for a sampling frequency of 1000 Hz and a cutoff frequency of 50 Hz .

The following is the generalized transfer function for an FIR filter of order $q$.

$$
H(Z)=\frac{Y(Z)}{X(Z)}=a_{0}+a_{1} z^{-1}+a_{2} z^{-2}+\ldots+a_{q} z^{-q}
$$

Converting this to a difference equation yields:

$$
y(n)=a_{0} x(n)+a_{1} x(n-1)+\ldots+a_{q} x(n-q)
$$

Again, it's the difference equation that's calculated to produce the output. The difference equation is much simpler for a FIR filter, but FIR filters must be of a much higher order to have the desired characteristics.
This makes FIR filters less practical to


Figure 3-The formula to simulate a triangle-wave input signal uses an I F (I operation to determine which half of the period is currently being calculated.

- unstable filters-add an extra term to the denominator of the example IIR filter. This will add an unstable pole to the filter, causing the output to "explode." (Fortunately, in the simulation, this just means extremely large output values, not
nant frequency of 100 Hz , and the output is the voltage across the resistor. The filter's transfer function is:

$$
\mathrm{G}(\mathrm{~s})=\frac{10}{10+0.2533 \mathrm{~s}+\frac{100000}{\mathrm{~s}}}
$$

$y(n)=\frac{b_{0} x(n)+b_{1} x(n-1)+\ldots+b_{q} x(n-q)-\left[a_{1} y(n-1)+\ldots+a_{q} y(n-q)\right]}{a_{0}}$
Figure 4-A difference equation is used to calculate the output of an IIR filter of order q .

MATLAB for a sampling frequency of 1000 Hz . It has a center frequency of 125 Hz and a bandwidth of approximately 100 Hz .

Analog filters can be simulated if they have been converted to a discretetime form. The trapezoid rule is a good conversion to use to transform an analog filter from continuous-time
a)
$\mathrm{a}_{1}=1.0000 \quad \mathrm{a},=-1.5610 \quad \mathrm{a}_{2}=0.6414$
$b_{0}=0.0201 \mathrm{~b},=0.0402 \quad b_{2}=0.0201$
b)

$$
\begin{array}{lll}
a_{1}=-0.0416 & a_{1}=-0.1886 & a_{2}=-0.0852 \\
a_{,}=-0.0024 & a_{4}=0.1268 & a_{5}=0.1809 \\
a_{6}=0.1268 & a_{1}=-0.0024 & a_{1}=-0.0852 \\
a_{,}=-0.1886 & a_{,},=-0.0416 &
\end{array}
$$

Figure 5-Different kinds of filters-such as a secondorder, low-pass IIR filter (a) and a tenth-order, notch FIR filter (b)-can be simulated by inserting different coefficients.
form to discrete-time form. The conversion is shown as:

$$
\frac{2(z-1)}{T(z+1)}
$$

where $\mathbf{T}$ is the sampling period. After substituting for $s$ in the continuoustime form and selecting a sampling period, simplify the expression and find the difference equation. Typically, the discretized transfer function has a difference equation like an IIR filter.

As an example, try simulating the filter shown in Figure 6. It has a reso-

Discretized using the trapezoid rule and a $1000-\mathrm{Hz}$ sampling frequency, the discrete-time form is:

$$
H(Z)=\frac{1-z^{-2}}{56.66-91.322 z^{-1}+54.622 z^{-2}}
$$

You can use the template you created for the IIR filter to verify the characteristics of this analog filter.

## EXPERIMENTATION

After your templates work correctly, you can begin to experiment with the items listed below:

- step response and settling timemake a template with a unit step input to view the step response and estimated settling time.
- aliasing-watch for aliasing to occur when the sampling frequency is too low for the input signal.
- output signal quality-note that the quality of the output signal degrades as the input signal approaches the sampling frequency.


Figure 6-One example of an analog filter that can be simulated is a band-pass filter with a resonant center frequency of 100 Hz . The output is across the resistor.

- noise-use the RAN D ( ) function in your spreadsheet to add simulated noise to the input signal.

The only limits are the spreadsheet's capabilities and your own creativity.

## CONCLUSION

Basic digital filters can be simulated using a spreadsheet, a tool most people already have. Once you've created a set of templates, the simulations are easy to use, flexible, accurate, and best of all inexpensive.

Getting back to my original problem, the spreadsheet simulation showed that the filter design was correct. The problem was in the hardware. After some debugging, the filter worked like the design. It was a beneficial problem, though. Now my colleague and I know that spreadsheets aren't just a financial tool.

> Steven Kubis is currently a senior technical writer with Great Plains Software in Fargo, North Dakota. He graduated in 1993 with a BSEE degree from North Dakota State University. He may be reached at skubis@ cogs.gps.com.

## REFERENCES

R. E. Ziemer, W. H. Tranter, and D. R. Fannin, Signals and Systems: Continuous and Discrete, New York: Macmillan Publishing Company, 1989.
The Student Edition of MATLAB Reference Manual, Englewood Cliffs: Prentice Hall, 1992.

## IRS

407 Very Useful
408 Moderately Useful
409 Not Useful

## FEATURE ARTICLE

# Art Sobel <br> <br> A RISC Designer's <br> <br> A RISC Designer's New Right ARM 

 New Right ARM}

## Writing Code for the ARM Processor

## After an introduction to the ARM and its hardware in the October and December issues, Art wraps up his three-part series with the fundamentals of ARM software.

 Listen in for some good "how tos." processor board in the 6502-powered BBC computer and relied on the host computer to run the file system and user interface.

The satellite board had a small supervisor program called the Brazil Monitor, which mediated communication with the host and enabled ARM programs to pretend that they were on the main computer. Operating system calls were made with the software interrupt (SWI ) instruction, similar to the way that the PC uses the I NT instruction for DOS and BIOS calls. The assembler and compilers for the ARM form the basis of the current ARM toolkit.

In 1987, A corn made its first ARMbased computers. It extended the Brazil Monitor and added all the functionality of the BBC host machine including a BASIC interpreter, equivalent BBC file system, and a desktop user interface.


Figure 1-The basic setup for developing ARM software uses a host computer (PC or UNIX) to develop code and to operate the debugger. Optionally a logic analvzer is useful to monitor board operation. A ROM emulator downloads code to ROM sockets when building ROM images

Table 1—This is fhe register assignment that is standard for C using the a rmcc compiler．When a project uses mixed $C$ and assembler，adhering to fhis standard ensures that code segments work together．In genera／，assembler programs must preserve all registers above R3，retrieve arguments，and return values in the first four registers．

## DEMON－ROM MONITOR

ARM also developed the DEMON monitor and debugger program to operate with their cross－development toolkit．It was a direct descendant of the Brazil Monitor，although it was extensively rewritten and modularized for easy porting．As I mentioned in the last article，great care was taken to ensure that DEMON worked the same on the PIE ARM 60 demo board and the PID ARM 600 development board．

Of course，DEMON has already started to undergo a new round of modifications．The trouble started when the $\mu \mathrm{C} / \mathrm{OS}$ real－time kernel was ported to the ARM．In its original form，DEMON was useful in loading and debugging single－threaded demo or user programs．With a real－time tasking kernel，it interfered with the RTOS operation so that the two could not function at the same time．Debug－ ging was very laborious．Geary Chopoff rewrote the DEMON to be compatible with the $\mu \mathrm{C} / \mathrm{OS}$ kernel， and converted much of it to C ．

## GNU TOOLS－NOT UNIX OR ANYTHING ELSE

GNU software tools from the loosely organized and named free－ software foundation have been used by many processor manufacturers as the basis for their software development． GNU has a C compiler，assembler， linker，and debugger available from many sources in both binary and source code．

This past summer，work was done to add to GNU the capability of generating ARM code from C．GAS （GNU Assembler）was also modified to support ARM assembler text input and standard object－format output．

## APPLE NEWTON

Apple also uses the ARM cross－ development toolkit for Newton

| Reg． | Assi gn． | Use |
| :---: | :---: | :---: |
| RO | al | arg．1／int．result／scr．reg． |
| R1 | a2 | arg． $2 /$ scratch register |
| R2 | a3 | arg．S／scratch register |
| R3 | a4 | arg．4／scratch register |
| R4 | vl | register variable |
| R5 | v2 | register variable |
| R6 | v3 | register variable |
| R7 | v4 | register variable |
| R8 | v5 | register variable |
| R9 | sb／v6 | static base／reg．variable |
| R10 sl／w 7 stack linit／stack chunk handle／reg．var． |  |  |
| R11 | fp | frane pointer |
| R12 | ip | low end of cur．stk frane |
| R13 | sp | scratch reg．／new sbininter－ link－unit calls |
| R14 | Ir | link address／scratch reg． |

development．The toolkit runs in the MPW（Mac Programmers Workbench） environment and couples to the Newton through the AppleTalk serial port．The Newton OS is a unique operating system with no relationship to the Acorn OS．
$\begin{array}{llll}\text { R1 } & \text { a2 } & \text { arg. } & \text { S/ scratch regi ste } \\ \text { R2 } & \text { a3 } & \text { arg. } & \text { 4/scratch regi ster } \\ \text { R3 } & \text { a4 } & \text { arg. } \\ \text { R4 } & \text { vl } & \text { regi ster variable } \\ \text { R5 } & \text { v2 } & \text { regi ster variabl } \\ \text { R6 } & \text { v3 } & \text { regi ster variable } \\ \text { R7 } & \text { v4 } & \text { regi ster variable } \\ \text { R8 } & \text { v5 } & \text { register variable } \\ \text { R9 } & \text { R1/v7 } & \text { stack linit/stack chunk }\end{array}$

For instance，data storage in the Newton is not based on files，but on a unified object structure which allows any data to be accessed by any applica－ tion．Newtonians have gotten around this by renaming files as＂soups of frames of objects．＂Media－like flash cards have become＂collections of soups．＂Applications are organized into hierarchies of＂templates＂that contain descriptions of fields；graphic objects，buttons，and attached scripts （methods）；and finally other templates．

The preferred Newton program－ ming language，NewtonScript，is an object－oriented dynamic language in which object binding is done on the fly like SmallTalk and not statically like $\mathrm{C}++$ ．NewtonScript defines templates and other kinds of data，and is used to retrieve and store data，query the I／O and touch screen，and call C and assembler routines for special or accelerated functions．

The Newton operating system also supports preemptive multitasking and
Listing I－－The C and corresponding assembler code for a simple＂Hello World＂program illustrate a bit of the ARM＇s instruction set．
\#incl ude <stdio.h〉
int main(int argc, char ** argv)
i
printf("Hello Wbrld \n");
return 0;
\}
; hellow. 1 st generated by Norcroft ARM C vsn 4. 50
100000000
00000000 AREA |C $\$$ code|, CODE, READONLY
00000000
00000000
00000000 6D 6169 6E DCB \&6d,\&61,\&69,\&6e
0000000400000000 DCB $\& 00, \& 00, \& 00, \& 00$
00000008 FF000008 DCD \&ff000008
0000000C
0000000C
0000000C
0000000C
0000000C E1A0COOD
00000010 E92DD803
MON ip,sp
STMDB $s p!,\{a 1, a 2, f p, i p, 7 r, p c\}$
00000014 E24CB004 SUB fp,ip,非4
00000018 E28F0008 ADD

$\begin{array}{ll}00000018 & \text { E28F0008 } \\ 0000001 \mathrm{C} & \text { EBFFFFF7 }\end{array}$
BL printf
00000020 E3A00000 MDN al , 非 0
00000024 E91BA800 LDMDB fp,\{fp,sp,pc \}
000000281000028
000000284865 6C 6C DCB "Hello Wbrld $\ln "$
$0000002 C$ 6F 2057 6F
0000003072 6C 6420
00000034 OA 000000
00000038
00000000 $\quad$ AREA $\quad \begin{aligned} & |c \$ \$ d a t a| . D A T A \\ & |x \$ d a t a s e g|\end{aligned}$
00000000
AREA $\quad \left\lvert\, \begin{aligned} & \mid c \$ \$ \text { data } \mid . D A T A \\ & |x \$ d a t a s e g|\end{aligned}\right.$
END $\quad l$
Listing I--The C and corresponding assembler code for a simple "Hello World" program illustrate a bit of
$\mid \times \$$ codeseg $\mid$
I MPORT printf
0000000
EXPORT nai n
0000000C
nai n
26

( 1

## ARM DEVELOPMENT

Let＇s take the standard program＂Hello World＂as a short example（compiled with a r ne c ）：

C：＞armoc－1i－apcs 3／32bit－ S hellow．s－o hell o． 0 hellow．c
The command generates an assembly and object file for us to look at．To get the assembly listing we assemble thehel 1 ow．s file with：

C：＞armasm－li hellow．s－list hellow．1st
From thehe？ 1 ow．o file，we can get the executable file （ he 110 w ）by using the armlink program and the appro－ priate library file．As with most C compilers，the he 11 ow file is quite large because of the inclusion of print f from the library．

C：＞armlink－0 hellow hellow．O Software／lib／armilib． 321
Now we start the debugger．
C：＞armsd hellow
The debugger displays a logon banner identifying critical information．The list command can be used to display the program．When you execute the program，the program lists：
arnsd：go
Hello Wbrld
Program terminated normally at PC $=0 \times 00009 f 64$
＋0024 0x00009f64：0xef000011 ：swi 0x11
arnsd：
The most useful functions of the debugger are：
Load 〈imagefile〉［＜arguments＞］
List［〈expr1〉［，［＋］＜expr2〉］］
Break［＜context〉［＜count $\rangle]\left[00^{\prime}|'|\langle\right.$ command $\rangle$ ；＇$\}$＇$][I F\langle$ expr $\left.\rangle]\right]$

Exam ne［＜expr1＞［，［＋］＜expr2＞］］
Regi sters［node］
Lo ad loads an image for debugging．〈imagef i 1 e＞is the filename of the image and＜a $r g$ une $n t s>$ are any command line arguments expected by＜imagefile＞．
$L$ i St examines memory contents in instruction， hex，and character format．If＂＋＂is specified，$<\exp$ r $2>$ is a byte count．

B r e a k sets a breakpoint or，with no arguments displayed，gives the breakpoint list．＜count＞specifies the number of times the breakpoint must occur before execution is halted or $\langle\operatorname{expr}\rangle$ is tested．When the optional＂। F＂clause is specified，execution is only halted when＜exp r＞evaluates to nonzero．If the optional ＂DO＇clause is specified，then the commands enclosed in the braces are executed when program execution is stopped because of the breakpoint．Code can step by source program statements as directed．For instance，i n directs it to step into calls，＜coun t＞specifies the number of statements or instructions to be stepped，and ＜expr＞specifies a condition which must evaluate to 0 before stepping stops．

Examin e checks memory contents in hex and character format．If the＂+ ＂is specified，＜exp r $2>$ gives a byte count．

Re g i sters displays the contents of ARM registers R0－R15 of the current mode and decodes the PSR．If a mode is given，display the contents of those registers which differ between the named and the current mode．

Although the debug support software is currently command－line driven，it is being expanded into a full GUI debugger called JumpStart，which should be avail－ able for the PC in early 1995.
memory protection using the MMU of the ARM610．Apple also uses the ARM in big－endian mode（byte 0 corresponds to $D[31: 24])$ instead of the Acorn－preferred littleendian mode．It is not likely that this software will be used by independent programmers for their embedded applications since it is entirely in ROM and not divided into convenient OS and BIOS partitions．As a final factor，Apple also strictly controls who gets licenses for its software．

## HELIOS REAL－TIME OS

Real－time operating systems based on Micro－kernel architecture are the current rage．Fortunately，this type of operating system has just been announced by Perihellion Distributed Software and is called Helios／ARM．

Helios operates like UNIX with real－time extensions and has a POSIX interface so that many programs written for UNIX workstations work
on ARM development boards after recompiling．A version of Helios has already been ported to the PID．When an SMC Ethernet board is added，the PID appears as a UNIX node on a TCP／

Figure 2－Within fhe main module of C－DEMON LevelO starts when the board comes out of reset and initializes the RAM and DEMON data structures．The main program operates as a loop，waiting for communication from the host computer through the driver routine．This communication is interrupted and acted on by the RDI interpreter．Interrupts are directed through the vector module and then the handler， which then redirects the interrupt routine to user code．


Flgure Z-C-DEMON expects a specific memory organization. The MPU exception vectors are preassigned by hardware. Breakpoint vectors are in the lowest page because of the use of direct PC loading. Soft vector facilities, which can be reassigned by the user, include processor stacks (one for each mode), global variables, and the floating-point emulator.

IP network! This is sophisticated stuff with a lot of bytes.

Although the first versions of Helios for ARM have begun to ship, work remains on the multithreaded debugging environment. We expect that Helios with the multithreaded debugger will appear by June 1995 and X Windows by Christmas.

At this time, Helios is too complicated to be adequately covered in a short article. I will cover it when it has a specific implementation such as in an ARM7500 embedded computer board.

## ARM SOFTWARE DEVELOPMENT

Figure 1 shows the typical development setup used with a NPIE [VLSI's version of PIE) or PID board. As with many embedded CPUs covered in Circuit Cellar INK, there is no native development environment available f'or the ARM (at least in the U.S.). IProgram writing, compiling, and assembling must be done on a separate iworkstation or PC. The PC connects to the development board through a serial port and a null-modem cable.


The serial port can speed along at 38.4 kbps, but large programs still take a while to download.

If the ROM is being debugged (as when developing a new version of the DEMON), the use of a ROM emulator is highly recommended. The NPIE operates out of a single $1-\mathrm{Mb}$ ROM, while the PID requires four $256-\mathrm{Kb}$ ROMs to include the whole DEMON. We have included a 32-bit logicanalyzer port on the development cards. When tracing the operation of a new board or ROM, this can be a great time saver. Both HP and Fluke logic analyzers have been used.

After writing code in assembler or C, the source is converted to ARMobject format (AOF) using the ARM assembler or C compiler. At this time, syntax or typing errors such as dangling labels are fixed. When mixing assembler and C modules, the programmer is encouraged to use a common format for software called APCS (ARM Procedure Call Standard). Table 1 outlines some of the APCS standards.

```
Listing 2-Interrupt handlers must be installed before fhey can be used by user code. The assembler
version (a) explicitly uses SWI Ox 70 (InstallHandler soffware interrupt call) while the C version (b) uses a
call to a preassembled handler that then uses the same SW I call.
a)
InstallHandler EQU 0x70
    MDV al.##vecnum ;place vector numin ro
    LDR a2,非0 ;place vector value in r1
    LDR a3,=vecloc ;addr of int routine in r2
    SWI InstallHandler ;install the new vector
    CMP a2.##NULL ;installed?
    BEQ NotInstalled ;if NULL, error
    LDR al,=NewLoc ;save new vector loc
    STR a2,[a1] ;then the previ ous
    LDR al,prevvec ;vector for restoration
    STR a3.[a1] :when done
b)
retval = SWI_InstallHandler(0x21, 0, vecloc);
if (retval.p2==NULL)
    printf("Error: Unabl e to install");
NewLoc = retval.p2; /* save new vector loc */
prevvec = retval.p3; /* remember for restore */
```

ARM objects are linked together or to any standard C library using a r m 1 i n . Linking resolves external references and outputs a variety of formats. AIF (ARM interchange format) is used for loading through the
debugger while binary format is used with the EPROM programmer or ROM emulator. The resultant executable code can be tested with the a rms d debugger either through software emulation or testing on the target

The HAL-4 kit is a complete battery-operated 4-channel electroencephalograph (EEG) which measures a mere $6^{\prime \prime} \times 7^{\prime \prime}$. HAL is sensitive enough to even distinguish different conscious states-between concentrated mental activity and pleasant daydreaming. HAL gathers all relevent alpha, beta, and theta brainwave signals within the range of $4-20 \mathrm{~Hz}$ and presents it in a serial digitized format that can be easily recorded or analyzed. HAL's operation is straightforward. It samples four channels of analog brainwave data 64 times per second and transmits this digitized data serially to a PC at 4800 bps. There, using a Fast Fourier Transform to determine frequncy, amplitude, and phase components, the results are graphically displayed in real time for each side of the brain.


HAL-4 KIT......NeW Package Price - $\$ 279$ +shipping Contains HAL-4 PCB and all circuit components, source code on PC diskette, serial connection cable, and four extra sets of disposable electrodes.
to order the HAL-4 Kit or to receive a catalog, CALL: (203) 8752751 OR FAX: (203) 875-2204

> Circuit Cellar Kits• 4 ParkStreet Suite 12 •Vernon • CT 06066

[^0]board. This process uncovers additional errors in design and coding. After several such cycles, the code is deemed adequate and shipped.

The ARM development sidebar contains an overview of program developmentusing armcc, armasm, and arml ink on the familiar hellow. c program (shown in Listing 1).

## THE C-DEMON

The C-DEMON is VLSI's version of ARM's DEMON (Debug Monitor). Although DEMON is written in
assembly, C-DEMON is mostly written in C. Both interface to the ARM debugger using RDP/RDI (Remote Debug Protocol/ Remote Debug Interface) over a serial communications line using RS-232 at a default speed of 9600 bps . This protocol is buried inside the host-based a rns d program so that the user only sees intelligible commands. C-DEMON offers either a command-line or graphical debugger.

Figure 2 shows the relationship between major functional blocks of the

| SWI | Num | C Prototype and Description |
| :---: | :---: | :---: |
| WriteC | 0x00 | void SWI_WriteC(int ch) |
|  |  | Write char ch to console |
|  |  | DOS call: Display Character INT21 $\mathrm{hah}=2 \mathrm{hDL=character}$ |
| Write0 | 0x02 | 2 void SWI_WriteO(char *cp) |
|  |  | Write null-terminated string to console |
|  |  | DOS call: PrintString INT21 h AH=9 DS:DX=character pointer |
| ReadC | 0x04 | unsigned int SWI_ReadC(void) |
|  |  | Read char from console |
|  |  | DOS call: INT21 h AH=1AL=returned character |
| CLI | 0x05 | void SWI_CLI(char ${ }^{*}$ cp $)$ |
|  |  | Pass string pointed at host's CLI. No DOS equivalent |
| Exit | $0 \times 11$ | 1 void SWI_Exit(void) |
|  |  | Done with program (or process) |
|  |  | Like DOS call: $\operatorname{INT} 21, \mathrm{ah}=31 \mathrm{~h}$, terminate and stay resident |
|  |  | Monitor erases program when new one is loaded over it |
| EnabielNT | $0 \times 13$ | User program enables IRQ. DOS uses STI instruction |
| DisablelNT <br> EnterOS | 0x14 | User program disables IRQ. DOS uses CLI instruction |
|  | $0 \times 16$ | void SWI_EnterOS(void) |
|  |  | Enter SVC (supervisor) mode |
| GetErrno | 0x60 | unsigned int SWI_GetErrno(void) |
|  |  | Get value of <errno> in rO |
|  |  | DOS Extended Error Info: INT 21 h AH=59h |
| Clock | $0 \times 61$ | unsigned int SWI_Clock(void) |
|  |  | Read the system clock |
|  |  | DOS call: INT $21 \mathrm{~h} \mathrm{AH}=2 \mathrm{Ch}$ nearest equivalent |
| Time | 0x63 | unsigned int SWI_Time(void) |
|  |  | UNIX number of seconds since 1/1/70 |
| Remove | 0x64 | unsigned int SWI_Remove(char - cp) |
|  |  | Remove filename in ASCII format |
| Rename | 0x65 | unsigned int SWI_Rename(char *old, char *new) |
|  |  | Rename old to new (both ASCII) r0 and rl pointers |
| Open | 0x66 | unsigned int SWI_Open(char *fn, int mode) |
|  |  | Open filename in ASCII to mode -rO pointer and r1 mode |
| GetVector | 0x67 | void *SWI_GetVector(int vecnum) |
|  |  | Get the addr location of vecnum vector |
| Close | 0x68 | unsigned int SWI_Close(unsigned int handle) |
|  |  | Close file by handle -rO has handle number |
| Write | 0x69 | unsigned int SWI_Write(unsigned int handle, char *buf, int num_bytes) |
|  |  | Write num_bytes from buf to file by handle |
| Read | $0 \times 6$ A | A unsigned int SWI_Read(unsigned int handle, char *buf, int num_bytes) |
|  |  | Read num_bytes from file by handle to buf |
| Seek | $0 \times 66$ | unsigned int SWI_Seek(unsigned int handle, unsigned int pos) |
|  |  | Move pointer into file by handle to location at pos |
| Flen | 0x6C | long int SWI_Flen(unsigned int handle) |
|  |  | Get file length of file by handle (or -1 if unable to) |
| IsTTY | $0 \times 6 E$ | int SWI_IsTTY(unsigned int handle) |
|  |  | Returns 1 if file is TTY, else return 0 |
| TmpNam | $0 \times 6 F$ | unsigned int SWI_TmpNam(char - buf,int buflen) |
|  |  | Get temporary filename from OS |

Figure 4-The user software communicates with the host through software interrupts as in the PC. Just a sample of the available BIOS and OS functions are included in the SWI list.


ADC-16 A/D CONVERTER* ( 16 channel/8 bit). $\$ 99.95$ ADC-8G A/O CONVERTER' (8 channel/IO bit). $\$ 124.90$ Input voitage, amperage, pressure, energy usage, Incut voitage, amperage, pressure, energy usage,
joysticks and a wide variety of other types of analog signals.RS-422/RS-485 available (lengths to $4,000^{\prime \prime}$ ). Call for info on other AID configurations and 12 bit converters (terminal block and cable sold separately) ADC-8E TEMPERATURE INTERFACE ${ }^{\star}$ (8ch). $\$ 139.95$ Includes term. block \& 8 temp. sensors ( $-40^{\circ}$ to $146^{\prime} \mathrm{F}$ ). STA-9 DIGITAL INTERFACE* (9 channel)......... $\mathbf{\$ 9 9 . 9 5}$ Input on/oft status of relays, switches, HVAC equipment, security devices, smoke detectors, and other devices. STA-8D TOUCH TONE INTERFACE' ............... \$ 134.90 Allows callers to select control functions from any phone. PS-4 PORT SELECTOR (4 channels RS-422).... $\mathbf{7 9 . 9 5}$ Converts an W-232 port into 4 selectable RS-422 ports. CO-485 (RS-232 to RS-422/RS-485 converter)...... $\$ 44.95$
*EXPANDABLE...expand your interface to control and monitor up to 512 relays, up to 576 digital inputs, up to monitor up to 512 relays, up to 576 digital inputs, up to the PS-4, EX-16, ST. 32 \& AD-16 expansion cards

- FULL TECHNICAL SUPPORT...provided over the telephone by our staff. Technical reference \& disk including test software \& programming examples in Basic, C and assembly are provided with each order
- HIGH RELIABILITY...engineered for continuous 24 hour industrial applications with 10 years of proven performance in the energy management field.
CONNECTS TO RS-232, RS-422 or RS-485... use with IBM and compatibles, Mac and most computers. All standard baud rates and protocols ( 50 to 19.200 baud) Use our $\mathbf{8 0 0}$ number to order FREE INFORMATION PACKET. Technical Information (614) 464.4470 .

24 HOUR ORDER LINE (800) 842-7714
Visa-Mastercard-American Express-COD
International Ei Domestic FAX (614) 454-9656 Use for information, technical support \& orders

ELECTRONIC ENERGY CONTROL, INC. 380 South Fifth Street, Suite 604 Columbus, Ohio 43215-5438

C-DEMON. Figure 3 shows the lowmemory map of the PID with some detail on the areas used for the DEMON monitor. The debug monitor provides information on register values, processor mode, and the state of the memory locations. Through the RDI-byte commands, you can read and write a memory location, read and write a register, read and write a coprocessor's register, or change the mode or flags.

## BREAKPOINTS

The DEMON would be useless without a breakpoint. To set a breakpoint, you must be able to change the code at the location of the breakpoint. Any location in RAM used for code can have a breakpoint, but you should not try to set one in a field of data since only opcodes can be executed.

To set breakpoints, C-DEMON takes advantage of the ARM instruction set, which allows the program counter or R15 to be set to an immediate value. Developers of ARM were familiar with the 6502 from MOSTEK, which had a range of instructions that reference a zero page. With the MOV pc, \#immediate, we have a similar structure which can be used for operating system calls. The immediate value becomes a pointer to the range of $0 \times 000-0 \times 0 F F$ or $0 \times 000-0 \times 3$ FC when the immediate is shifted left by four. By judicious partitioning, you can assign pointers to vectors that accomplish a breakpoint with a single instruction.

With PID interrupt handlers, both the basic FIQ and IRQ exception vectors can be replaced. But most times, it is the particular subevent which generated the FIQ or IRQ that we wish to observe. The PID has eight events associated with the FIQ and another eight with the IRQ. These events correspond to the 8-bit FIQ and IRQ status registers in the INTWT PGA. There are two tables set up in

IRQ vectors and
FIQ vectors. When initialized, they point to a do-nothing-return location.

For the interrupt to do work, it must be hooked to the start location of your program's interrupt handler. You can do this by:

## $\mu \mathrm{C} / \mathrm{OS}$ TASK STATES

A task is a separately executing thread with defined code, data, and stack. Several tasks may share the same code and possibly the same data, but they can never share the same stack. As Figure I shows, tasks in $\mu \mathrm{C} / \mathrm{OS}$ may be in six states.

Figure $1-I n$ the $\mu C / O S$ kernel, all task code is loaded, but is dormant until created. The kernel runs the highest priority task that is ready. Running tasks can call delays or wait for an event (semaphore or queue). Interrupts may change the highest priority though the timer or interrupts. The scheduler then reassigns the highest priority status.


A D ormant task is in memory, has been linked, but is not currently assigned a priority or to a task control block (TCB).

A task is Ready after it has been created. It is assigned a TCP, a stack, a data area, and a priority.

A task is Running when the CPU is executing its code.
A task may be Interrupted when the CPU responds to an interrupt. The task may be suspended (returned to Ready with a context switch) if the interrupt changes the states of other, higher-priority tasks to Ready.

The task may be Delayed if it makes a delay for $N$ ticks by calling OSTa s kDe 1 ay (). After N ticks of the clock, the task is returned to the Ready and may run if it has the highest priority.

A task may be in a Wait state if it is waiting for a message, semaphore, or queue. Inherent in the design of $\mu \mathrm{C} / \mathrm{OS}$ is a timeout for the Wait state. When a timeout is enabled, the task returns to the ready state with a return value that indicates that an error has occurred.

Tasks are made known to the $\mu \mathrm{C} / \mathrm{OS}$ kernel with the OSTa $\mathrm{s} k \mathrm{C}$ r e a t e () call. They are deleted or put back into a Dormant state with the 0STa s kDel() call. Each task has a unique priority. Altogether, there are 64 priorities and a maximum of 63 tasks (The lowest priority task is preassigned to the $N U L L$ task). Since tasks may change priority with the OST a skChange Prio() call, a full complement of 63 tasks would be inflexible.

A Semaphore is a signed integer which initializes to a positive integer or 0 before use. A positive value indicates the size of a resource while a negative value indicates how many tasks are waiting. Semaphores are created by 0 S S emC reate (), which returns its Event pointer or "handle." A task that is waiting for the semaphore calls OS SemPen d (). If the count value is positive, it decrements it and returns. If the value is 0 or negative, it decrements the counter and places the caller in a waiting list for the semaphore. It also may place the calling task in the wait state with a timeout value. A semaphore is signaled by calling $0 S S$ em $P$ ost(). The semaphore count is incremented. If the semaphore count is negative, then the waiting task with the highest priority is placed in the Ready state and its timeout value is zeroed. There is no delete semaphore call.

In $\mu \mathrm{C} / \mathrm{OS}$, a message is passed through a M ailbox, which is really a pointer value. Mailboxes are created through OSM boxCreate() which returns an Event pointer. If a task wants the message, it calls OSM box Pen $d$ (). This call returns the message pointer and changes it to a $N U L L$. If the pointer is already $N \cup L L$, then the calling task is placed in Wait with a timeout. To post a message, a task calls OSM box Pos $t$ (). If the mailbox is
already full, it returns with an error. If there are tasks waiting on the mailbox, it sends it to the highest priority task, making it Ready, and resets the mailbox to $N \cup L$. There is no delete mailbox call.

Queues are similar to mailboxes, but they also allow for a definable set of items to be posted and used in FIFO fashion. With 0S QC reate( ), a task allocates an Event and an array of pointers to the Queue storage area. A task that desires an item from the Queue calls 0 S O Pen d (). If there are any available items, then the first one in the FIFO is popped off and returned. If the Queue is empty, then the caller is placed in Wait until there is something in the Queue or a timeout occurs. To place an item on the Queue, OSO P ost () is called. If the Queue is full, then the call returns with an error. There is no delete Queue call.

1. ensuring the event vector you wish to use is disabled before changing it, 2. calculating the vector number you need, and
2. using SWI $0 \times 70$ to install the vector.

Figure 4 gives a list of many of the DEM ON system calls and Listing 2 offers a prototype of interrupt-vector installation in both assembler and C . In C-DEMON, the entire RDI/RDP protocol is handled by ma n_prg(),
which is reached after board initialization.

The RDI/RDP protocol operates in a half-duplex mode-one side is always waiting for the other. On reset, DEMON sends an "I'm alive" banner and waits for the host to respond with the program. When it gets to the forever loop in ma i n_p r g, the exchange is:

1. DEMON waits for a host command 2. DEMON interprets the command 3. DEMON goes back to step 1

This mode readily lends itself to the polled I/ O method, which is how D R I V ER. C is configured. I recommend the polled I/ O method so you can debug interrupt-driven routines with DEMON configured for polled I/ O. You can turn all interrupts off and still communicate with DEMON. So, if your program forgets to enable interrupts, you can examine the flags and see that this is so.

## RETARGETING C-DEMON

Assuming your target's architecture is similar to the PID and that you do not need to rebuild the libraries providedbyARM(armlib. 321 or $\mathrm{a} r \mathrm{ml} ; \mathrm{b} .32 \mathrm{~b}$, there are still some constraints:

- RAM must be configurable to low memory (starting at $0 \times 00000000$ ). This can be accomplished through direct physical addressing as in the PID or by use of the MMU virtual-tophysical remapping facilities.
- default starting location of a transient program is $0 \times 00008000(32 \mathrm{~KB})$


## 32 Bit ARM RISC with "FLAT" SVGA Video

Call for more information, a Programmer's Manual or Application Schematics
The Pixel Press video display processor is a complete video display subsystem in a $3 \times 5 \times .5$ inch module. A flexible parallel interface allows connection to a Centronics Port, Parallel Port or directlv to a Processor Bus. On board firmware can access external user hardware for embedded applications. Additional on board hardware includes a watch dog timer, voltage monitor, 4M bit EPROM, 256K Bytes Processor DRAM, 512K Bytes Frame Buffer and a Debug/Serial port. The debug port operates as either an RS-232 serial (TTL Level) port or supports direct connection of a PC-AT style keyboard. Various video output devices are supported including CRT (CGA, VGA \& SVGA), EL and AM-LCD. With video timing provided via FPGA, other display modes are easily supported. Power requirements vary with display options. Typical power is 700 ma at 5 Volts.

Resolution to $1024 \times 768$ Non-Interlaced Library code available "Royalty Free"

Tools include C and Assembly

ROM support for many graphic primitives

Application notes for Ethernet and SCSI

Custom hardware \& software assistance

## Mounts to chassis or Printed Circuit Board ROM based debug Monitor

Anyone with experience in programming Intel $80 \times 86$ processors will find ARM assembly language a pleasant experience. With 14 general purpose registers and a flat memory address space programmers can manipulate 32 bit word, 8 bit bytes and pointers with extreme ease. No Selectors, No Segments, Just Plain Flat. A powerful barrel shifter is great for graphics. Conditional instructions and flag control keep jumps to a minimum and the processor pipeline full. A powerfull Co-Processor interface can accelerate performance in custom hardware applications.


> Applied Data Systems, Inc. - 409A East Preston St. - Baltimore MD USA Tel: 1-41 o-576-0335 Fax: 1-41 o-576-0338 Toll Free: l-800-541-2003

The header files G LO BA L H.S and D R I VER. H have the equates and defines to modify your target. The file DRIVER.C needs a serial driver for the GetByte and PutByteroutines. Get the serial routines working first. Although the timer is not needed at first, it will be missed by programs like D H RY (Dhrystone example program) or the $\mu \mathrm{C} / \mathrm{OS}$ real-time kernel, which tracks time. If you elect to add a driver file (such as an assembly-level driver), be sure to modify the MAKE F I L E so that it is properly linked in.

Start with the simple stuff such as a new serial driver and TimerINT() (make it a NULL function). If you can put this in ROM and it works, great! Next, do the timer. When you have both the serial port and timer running, it's time for your additions to the DEMON. In this case, a two-step process of testing it in RAM and then ROM should reduce the development cyde.

The full source code for the CDEMON is included in the standard software release from VLSI and is on the Circuit Cellar BBS. The rest is left to your imagination.

## A MAJOR PORTING PROJECT

The $\mu \mathrm{C} /$ OS real-time kernel was converted from 80186 to the ARM as an exercise to validate the ARM and its development environment under real-time constraints. This effort led to the radical rewriting of the DEMON .
$\mu \mathrm{C} / \mathrm{OS}$ is compiled separately and then linked into the user application to add real-time functionality. It does not need to be reinvented for each project. However, the current ARM $\mu \mathrm{C} / \mathrm{OS}$ implementation should be thought of as a work in progress. Those who are interested should read $\mu \mathrm{C} / \mathrm{OS}$ : The Real-Time Kernel and study both the 80186 and ARM code available from the Circuit Cellar BBS or VLSI.
$\mu \mathrm{C} / \mathrm{OS}$ supports a small range of basic elements necessary for the operation of a real-time environment: tasks, semaphores, messages, and queues. Tasks are defined in a preset number of tusk-control blocks (TCBs) and the other three have a common

Listing 3-The C code to start multitasking for the 80186 and ARM6 calls an assembly routine called _OSS t a r tHigh Rdy, which loads the processor registers with those from the highest priority runable task. Differences in the instruction construction of the two versi ons of this assembly routine are evident in the following examples.
void OSStart(void)
UBYTE $y, x, p$;
'* Fi nd hi ghest priority's task priority number */
y = OSUnMapTbl[OSRdyGrp];
$x=$ OSUnMapTb1[0SRdyTb1[y]];
$p=(y \ll 3)+x$;

* Poi nt to hi ghest prio task ready to run */

OSTCBHighRdy = OSTCBPrioTbl[p];
OSRunning $=1$;
OSStartHighRdy();/* unl oad stack and start running */
/* _OSStartHighRdy 801861 version */
_OSStartHighRdy PROC FAR
MOV AX, DGROUP
MDV DS, AX
MOV AX, WORD PTR OS: _OSTCBHighRdy+2
MOV DX, WORD PTR DS: OSTCBHighRdy
MOV WORD PTR DS: OSTCBCur+2, AX
MOV WORD PTR DS:_OSTCBCur, DX
LES BX, DVORD PTR DS: _OSTCBHi ghRdy
MOV SP, ES:[BX]
MOV SS, ES: [BX+2]
POP DS
POP ES
POPA
I RET
_OSStartHighRdy ENDP
voi d OSStartHighRdy (void)-ARM versi on
Start the task with the hi ghest priority
OSStartHighRdy LDR $\mathrm{a} 2,=0$ STCBCur ; point at current context LDR al,=OSTCBHi ghRdy ; TCB of hi ghest prior. LDR al.[al] ;highest task ready to run STR a1.[a2] ;make it the current LDR a3.[a1] ;temp place sp in a3
; Start Next Cont ext

| LDM A | a3!, \{a1\} | ; get mode and PSR |
| :---: | :---: | :---: |
| MSR | CPSR, al | ; restore the PSR (and mode) |
| MOV | sp,a3 | ;put stack pointer in sp |
| LDM A | sp!, \{a | r, pc ) ;restore regs |

Listing 4-This Code illustrates the use of OS_ENTER_CRITICAL() and OS_EXIT CR I TICAL ( ) in $\mu C / O S$. OS TimeD 7 y delays the current task. If this code is moved to supervisor mode, then the calls to OS_ENTER_CRITICAL() and OS_EXIT_CRI TICALO may be eliminated.

```
voi d OSTimeDIy(uint ticks)
    if (ticks >0){
        OS_ENTER_CRITICAL(); /* Di sabl e Interrupts */
    /* suspend the current task */
        if ((OSRdyTbl[OSTCBCur ->OSTCBY] & = OSTCBCur ->OSTCBBitX)==0)
            OSRdyGrp & = ~OSTCBCur->OSTCBBity;/* then group not ready */
        OSTCBCur->OSTCBDIy = ticks:/* I oad number of ticks in TCB*/
        OS_EXIT_CRITICAL();
        OSSched(); /* find a new task to run */
```

data structure called an event-control block (Events). These also have a predefined number. Interrupts are special tasks initiated by the hardware and which may or may not interact with other tasks. The $\mu \mathrm{C} / \mathrm{OS}$ sidebar briefly describes $\mu \mathrm{C} / \mathrm{OS}$ features.

## WHAT TO DO?

Like many programs of this type, $\mu \mathrm{C} / \mathrm{OS}$ is a mixture of assembler and C. Of course, the assembler portion needs to be reinvented. The C part of the code is also susceptible to change because of severe architectural differences between the parts. To port a program from the 8086 family, of which the 80186 is a member, the first thing to do is to compare some of the salient features of the two CPUs (see Table 2).

Data structures are the first to be converted since they define the details of the programs that must deal with them. Because of the difficulty the ARM has with 16 -bit variables, it is often better to lengthen them to 32 bits rather than go through all the pain of jockeying packed 16-bit numbers.

ARM pointers are also converted to 32 bits ( 8086 far pointers have the same number of bits). The first data structure to be converted is the taskstack image. The 80186 task image was built to take advantage of a combination of POP ES, POPA, and I RET instructions. The ARM's task image uses the structure from a Lo ad M. 1 t i p 1 e instruction in which most of the registers are restored in one instruction.

The two important data struc-tures-the task image and task control block-are offered in Tables 3 and 4.

## TCB STRUCTURE

Because of the ARM preference for 32-bit quantities, the TCB is modified, even though 4-byte quantities could have been packed into a word. How these structures are used is best illustrated by the $\mu \mathrm{C} / \mathrm{OS}$ call OSStart(), which starts the multitasking kernel by starting the highest-priority task. Listing 3 gives the C code followed by the 80186 and ARM assembler support codes.

Table 2-A rough comparison of the 80186 and ARM architectures shows only minor overlaps.

| Item | 80186 | ARM |
| :--- | :--- | :--- |
| Word Size | 16/8 bits | 32/8 bits |
| Address Range | $64-\mathrm{KB}$ off. + I-MB seg. | 4-GB linear |
| Number of Regs | $8+4$ segment regs | $16+15$ overlapping regs |
| Supervisor Modes | None | FIQ, IRQ, Abort |
| Instruction Size | I-7 bytes | 4 bytes |



Table 3-Comparing the stored processor state for the 80186 and the ARM6 shows the number of items to be about the same. However, the ARM6 regi sters are 32 bits wide versus the 80186 's 76 bits.

Listing 5-The 9 es $t$.C.program is a good example of programming with DEMDN and $\mu \mathrm{C} / \mathrm{OS}$.

## int main (void)

1

> ret3parm retval:
int id[NUM_TASKS],j;
uni on $\mathbf{g p}$ \{

> unsi gned char $* \mathrm{~b}$ :
> unsi gned int ${ }^{\mathrm{w}}$;
> p ;
p. $\mathbf{b}=($ unsi gned char *) IOBase;
for ( $\mathrm{j}=0 ; \mathrm{j}\left\langle\right.$ NUM_TASKS; $\mathrm{j}++$ )/* generate the $I D s^{*} /$
$i d[j]=(i n t) ' 1 '+j: \quad / *$ create an ID we can see */
OSInit(); $\quad 1 *$ needed by UC/OS */
DispSem = 0SSemCreate (1); /* Display semaphore */
pQecb = OSOCreate( (void **) Qmsg, ODEPTH):/* queue */
$\mathrm{j}=0$;
OSTaskCreate(TaskEmptyFill,\&id[j],\&TaskStk[j][TASK_STK_SIZE],j+1);
j++;
OSTaskCreate(TaskEmptyFill, \&id[j],\&TaskStk[j][TASK_STK_SIZE], j+1);
j++;
0STaskCreate(TaskEmptyFill,\&id[j],\&TaskStk[j][TASK_STK_SIZE],j+1);
j++;
OSTaskCreate(TaskFill. \&id[j], \&TaskStk[j][TASK_STK_SIZE], j+1);
j++;
OSTaskCreate (IdleTask, \&pZER0,\&TaskStk[j][TASK_STK_SIZE], j+1);
SWI_WriteO(" $\backslash n H$ Hooking into the C-DEMON's PANC button... 10 ");
/* Now HOOK the DEMDN s PANC button to uC/OS */
/* PANC is bit position 7 in IRQ
(vecnuì =IRQbitvect or +bitl=0×20+7)*/
retval = SWI_InstallHandler( $0 \times 27,0$, Panic_IRQ);
if (retval.p2 $=$ NLL)
SWI_Write0("\nError: Unable to install PANC handler. In")
if (retval. $\mathrm{pl} \boldsymbol{!}=\mathbf{0 x 2 7}$ )
SWI_WriteO("\nError: vecnumis NOT 0x27. $\ln ")$;
(continued)

Although the simple ARM instructions make code easier to read, the fact that the ARM does have processor modes makes some $\mu \mathrm{C} / \mathrm{OS}$ functions more complicated. Whenever a $\mu \mathrm{C} / \mathrm{OS}$ function requires access to private data structures that must be completed without interruption, the C code calls OS_ENTER_CRITICAL(). After the sensitive code is finished, $0 S_{\_} E \times I \quad{ }_{-}$ CRI TI CAL iscalled.

In the 80186, these are simply translated to C L I (dear interrupt enable) and ST I (set interrupt enable). Although in user mode the ARM cannot change the interrupt enables directly, it can through an operating system call. Thus, SWI Ox 14 (disable interrupts) and SW I $0 \times 13$ (enable interrupts) are used.

The process of going through the SW I call takes many cydes, as the ARM must save user registers, back up R14 to find the SW I code, run through a lookup table, and then do the request. Many $\mu \mathrm{C} / \mathrm{OS}$ functions call OS_ENTER_CRITICAL() and OS_ EXIT_CRITICAL( ) andplacethem around their user code to accomplish the function. Listing 4 offers an example of delaying a task. Thus, the processor may go through a mode transition up to four times for each call.

The next step in porting $\mu \mathrm{C} / \mathrm{OS}$ involves a major rewrite. All OS functions will be placed in Supervisor Mode and operated from SWI calls. The interrupt enable (for IRQ) will be automatically turned off after a SW I instruction, obviating the need for the OS-ENTER- and OS_EXIT_CRITICAL functions.

## PUTTING IT ALL TOGETHER

Included in the BBS distribution for ARM $\mu \mathrm{C} / \mathrm{OS}$ is a program called q test.c, part of which is in Listing 5. This program gives a good example of programming with the DEMON API as well as the $\mu \mathrm{C} / \mathrm{OS}$ kernel. In addition to producing a colorful display on the host's screen, Qt. e s t creates four tasks and an idle task as well as two interrupt service routines.

In Listing 5, na i n () gives an overview of the task-initialization process. The program creates a semaphore with

## Listing 5-continued

```
/*Now HOOK the DEMDN's TIMER to uC/OS */
    /* (p.b + IRQM) = 0: /* stop the TI MER i nterrupt */
    /* TI MER is bit position 1 in IRQ
            (vecnum = | RQbit vect or +bit| = 0x20 + 1)*/
    retval = SWI_Instal1Handler(0x21, 0, Timer_IRQ);
    if (retval.p2 = NULL)
        SWI_Write0("\nError: Unable to install handler.\n");
    if (retval.p1!=0\times21)
        SWI_WriteO("\nError: vecnumis NOT 0x21.\n");
    prev_hand = retval.p3;
    *(p.\overline{b}+IROM) = TimerIT; /* restart the TIMER interrupt */
    SWI_Write0("\nDoing an OSStart()\n\n\0");
    OSStart(): /* start the pandemoni um */
l
/*Panic_IRQ* When the PANIC button is pushed, issue a message*/
void Panic_IRQ(void)
l
    uni on gp {
                unsi gned char *b;
                unsi gned int *w;
                | p:
    p.b = (unsi gned char *) IOBase;
    *(p.b + IRQRST) = Pani c: /* reset any PANN C interrupt */
    SWI_Write0(CYAN);
    SWI_Write0("***OUCH***\0");
```

\}
(continued)
To Find the Best TMS320 DSP
Development Tools . .
Come to the Mountains


## Listing 5-continued

```
/* Timer_IRQ * Ti mer i nt errupt routi ne */
voi d Timer_IRQ(void)
{
    uni on gp { unsi gned char *b;
            unsi gned int *w;
            } p;
    p.b = (unsi gned char *) IOBase;
    *(p.b + IRQRST) = TimerIT; /* reset Ti mer i nterrupt */
    SaveCtx(); /* Save the USER context */
    OSTimeTick(); /* do uC/OS tick routine */
    RestoreCtx(); /* Restore the USER context */
```

a count of 1 and a queue with a depth of 32 items. It then creates five tasks, three of which have the same code and arecalled TaskEmptyFill.It also creates TaskFilland IdleTask. Tas kEmptyFi 11 alternately empties and fills the queue, while Ta skFil1 only fills it. The idle task prints dots on the screen. The program connects the PID Panic button to the Panic ISR using the SWI_InstallHandler systern call. It then hooks up to the $\mu \mathrm{C} /$ OS Timer ISR with the same call. The last call before pandemonium breaks outisthepC/ OSOSStartO.Ihope your code is more useful!

## INSTRUCTION SET EMULATION

The previous example of converting $\mu \mathrm{C} / \mathrm{OS}$ was aided by the availability of the source code. Converting a piece of code originally written for another processor when we have the source code can be very tedious. It is possible to do some of this more automatically
by writing macros that directly translate code into ARM assembler.

With the 68000, Marco Graziano did just that and converted the sieve (of Eratosthenes) program into ARM code. Even though the 68k registers were kept in memory, the PID was able to beat a 68020 in this benchmark. The use of macros, however, causes massive code growth. Besides, often the source code is unavailable, so you only have the binary machine code.

To solve this problem, the old code can run on a machine-code emulator. Such a tactic is used by Acorn to run 80x86 PC code. A similar program called SoftPC runs $80 \times 86$ code on a Macintosh or Sun.

## FUTURE ARM DEVELOPMENTS

Nothing in the IC and electronics business is static, especially in the world of VLSI (generic) and RISC processors. The ARM-based product

| Item | 80186 | size | ARM | size | Description |
| :--- | :--- | :---: | :---: | :--- | :--- |
| OSTCBStkPtr | far * | $16+16$ | Pointer | 32 | Pointer-to-task stack image |
| OSTCBStat | ubyte | 8 | uint | 32 | Task status |
| OSTCBPrio | ubyte | 8 | uint | 32 | Task priority |
| OSTCBDly | uword | 16 | uint | 32 | Timeout for delay or wait |
| OSTCBX | ubyte | 8 | uint | 32 | Priority byte bit position |
| O S T C B Y | ubyte | 8 | uint | 32 | Priority group bit position |
| OSTCBBitX | ubyte | 8 | uint | 32 | Precalculated bit mask |
| OSTCBBitY | ubyte | 8 | uint | 32 | Precalculated bit mask |
| • OSTCBEventPtr | Pointer | 16 | Pointer | 32 | Pointer to Event Control Block |
| *OSTCBNext | Pointer | 16 | Pointer | 32 | Pointer to next TCB |
| *OSTCBPrev | Pointer | 16 | Pointer | 32 | Pointer to previous TCB |
|  |  |  |  |  |  |
| *OSTCBStkPts points to the bottom of either task structure |  |  |  |  |  |

Table 4-The ARM6 version of the $\mu C / O S$ task-control-block (TCB) structure has a larger item si ze due to the larger word size in the ARM6.
line will be enhanced with faster and more capable processors as well as whole systems on a chip. When these are mature, I would be happy to inform you as readers of Circuit Cellar INK about the products and how you can use them for your own projects.

In the meantime though, you can get started on the ARM processor using the cross-development toolkit for building ARM-based projects. With this toolkit, you can write, link, and debug code including $C$ and assembly. Large software projects, including a port of UNIX, have been developed with this environment. I have also presented the DEMON board-level debugger and the small, but useful $\mu \mathrm{C} / \mathrm{OS}$ real-time kernel. I trust this material helps you make progress on your ARM-based projects.

I would like to thank the software tool developers at ARM Ltd., especially Marco Graziano, Geary Chopoff, and Jaime Smith, for their help with the software used in this article.

Art Sobel is the hardware applications manager for embedded products at VLSI Technology. He has spent 24 years in Silicon Valley designing disk drive electronics, disk drive controllers, laser interferometers, laser printer controllers, many controller chips, and speech synthesizers. He can be reached at sobel_a@vlsi.com.

## REFERENCES

van Someren, Alex, and Carol Atack, The ARM RISC Chip: A Programmer's Reference Manual. Addison-Wesley (1993), ISBN 0-201-40695-O.
Labrosse, Jean L. $\mu \mathrm{C} / \mathrm{OS}$ : The RealTime Kernel. R \& D Publications, (1992), ISBN 0-13-031352-I.

## SOFTWARE

Software for this article is available from the Circuit Cellar BBS and on Software On Disk for this issue. Please see the end of "ConnecTime" in this issue for downloading and ordering information.

## SOURCES

VLSI Technology 8375 River Pkwy.
Tempe, AZ 85284
(602) 753-6373

Fax: (602) 753-6001
tom.schild@tempe.vlsi.com
Other suppliers of ARM processors, software, PIE boards, and information:

GEC Plessey Semiconductors
1500 Green Hills Rd.
Scotts Valley, CA 95066
(408) 4382900

Fax: (408) 438-5576
Cheney Manor
Swindon
Wiltshire
United Kingdom SN 2 2QW
(0793) 518-000

Fax: (0793) 518-411
Sharp Microelectronics 5700 NW Pacific Rim Blvd. Camas, WA 98607
(206) 834-2500

Other ARM board suppliers:
Applied Data Systems, Inc.
409A East Preston St.
Baltimore MD 21202
(410) 576-0335

Fax: (410) 576-0338

ARM software suppliers:
Perihelion Distributed Software The Maltings, Shepton Mallet Somerset, UK BA4 5QE
(0749) 344-345

Fax: (0749) 344-977
pds@perihelion.co.uk
RISC-OS
Acorn Computers Ltd.
Acorn House
Vision Park, Histon
Cambridge, UK CB4 4AE
(0223) 254-222

Fax: (0223) 254-262
customer.services.@acorn.co.uk

## IRS

410 Very Useful
411 Moderately Useful
412 Not Useful

## PIC16C5x/16Cxx Pea-tire Erelatars

$\square$Introducing RICE16 and RICExX-Juniors, real-time in-circuit emulators for the PIC16C5x and PIC16CXx family microcontrollers: affordable, feature-filled development systems from
*Suggested Retail for IJ.5. only

RICE16 Features:

- Real-time Emulation to 20 MHz for 16 C 5 x and 10 MHz for 16 Cxx
- PC-Hosted via Parallel Port
- Support all oscillator type5
- 8K Program Memory
- 8 K by 24 -bit real-time Trace Buffer
- Source Level Debugging
- Unlimited Breakpoints
- External Trigger Break with either "AND/OR" with Breakpoints
- Trigger Outputs on any Address Range
- 12 External Logic Probes

- User-Selectable Internal Clock from 40 frequencies or External Clock
- Single 'Step, Multiple Step, To Cursor, Step over Call, Return to Caller, etc.
- On-line Assembler for patch instruction
- Easy-to-use windowed software

Enolłơs for 16C71/84/64 availade now!<br>- Support 16C71, 16C84 and 16 C64 with Optional Probe Cards<br>- Comes Complete with TASM16 Macro Assembler, Emulation Software, Power Adapter, Parallel Adapter Cable and User's Guide<br>- 30-day Money Back Guarantee<br>- Made in the U.S.A.

## RCExx Juiar series

RICE-xx "Junior" series emulators support; PIC16C5x family, PIC16C71,PIC16C84 or PIC16C64. They offer the same real-time features of RICE16 with the respective probe cards less real-time trace capture. Price starts at $\$ 599$.

## PIC Gong Programmes

Advanced Transdata Corp. also offers PRODUCTION QUALITY gang programmers for the different PIC microcontrollers.

- Stand-alone COW mode from a master device ■ PC-hosted mode for single unit programming - High throughput - Checksum verification on master device ■ Code protection ■ Verify at 4.5 V and 5.5 V ■ Each program cycle includes blank check, program and verify eight devices
- Price5 start at \$599


PGM16G: for $16 C 5 x$ family


PGM47: for 16C71/84


PGM17G: for 17C42

Call (214) 980-2960 today for ar rew cadag
ForRICE16.ZIP and other product demos, call our BBS at (214)980-0067.

## DEPARTMENTS

Firmware Furnace

## Ed Nisley

From the Bench

Silicon Update


## This <br> month, Ed <br> introduces <br> us to fun-

damental multitasking
using the '386's
features. And, once he
has that going right, he
takes out his stop watch
to measure just how
long the task switch
takes.


CISC architectural complexity.
Baroque, yes; barnacle-encrusted, yes; the most intricate, no. My vote goes to a certain (mercifully canceled] mainframe that sported, among other oddities, a PAA instruction-Perform Alternate Architecture. Now that was a complex instruction!

This month we'll pop the top on multitasking, arguably the most intricate area of this unabashedly CISC CPU. The '386SX leaves us little choice because desirable features such as Virtual 86 mode, paged memory, and exception handling depend on tasks. Exploring the most prominent peaks of this region will take several months even with crampons.

The code this month includes StrFormat, asprintfO clonewhich produces formatted output. You may find it helpful as a lightweight numeric converter in applications that don't need full-bore ANSI compliance.

## THE SIGHT OF TWO TASKS

 SWAPPINGSimply put, a task is what the CPU does when it's running a pro-

Listing l-After i nitial izi ng the har dware and software, the FFTS code enters an idle loop, now gr andl y called the Kern e 7 (hey, if's a start). On each iteration, the code updates and displays a loop counter, pulses a parallel porf bit, and calls the dispatcher routine to execuie a task swi tch.
@@KernelIdle:

| MOV | EAX,[StatusCtr] : use hi gh word of count EAX. 16 |  |
| :---: | :---: | :---: |
| SHR |  |  |
| CALL | UtilByteToleds, EAX |  |
| I NC | [StatusCtr] | ; ready for next iteration |
| MOV | EDX, SYNC_ADDR | ; send a blip |
| I N | AL DX |  |
| OR | AL $\mathrm{O}^{\text {h }}$ |  |
| OT | DX AL |  |
| AND | AL NOT $\mathrm{ah}^{\text {h }}$ |  |
| OUT | DX AL |  |
| CALL | TaskDispatch | : do the task switch |
| J MP | @@Kernelidle | ; and repeat forever! |

gram. Multitasking is just switching from one program to another, preserving the state of the first program, and then loading the second. Switching rapidly enough between programs gives the illusion of making progress everywhere at once. The sham is successful only because the CPU is quicker than the eye.

In the 80386 architecture, a program's entire state resides in a task state segment (TSS) when the CPU is not running it. The TSS holds the general and segment registers, current instruction address, stack location, and other familiar values. There are also, as we will see, a few unfamiliar items.

Each TSS, being a segment, must have a descriptor in the global descriptor table (GDT); the selector corresponding to the GDT entry uniquely identifies the task. The CPU's task register (TR) holds the TSS selector of the current task. During a task switch,
the CPU stores the program state in the TSS pointed to by the TR.

Rather than deploying a real-time multitasking kernel, I'll start off with the minimum-two trivial tasks that swap control back and forth. Bitasking taskettes require much of the same setup and overhead as multitasking big tasks while omitting the complexity that obscures essential details.

Listing 1 shows the first taskette: the same FFTS idle loop, familiar from previous columns, is now grandly called the Ker nel task. This endless loop updates a counter, blips a parallel port bit, and calls the task dispatcher to switch to the other taskette before branching back to its start. Prior to this loop, the FFTS code performs the start-up functions described last month, initializes the hardware, and prepares a TSS for each taskette.

The other taskette, called Demo Task in Listing 2, loops endlessly

\footnotetext{
Listing 2-Thistask gains control whenever the FFTS kernel does a task switch. Haso pulses a (di fferent) parallel portbit and calls thetask dispatcher. The dispatcher preserves fhe caller's registers, el iminating fhe need to reload E DX in the loop.

PROC DemoTask

|  | PROC | Demotask |  |
| :---: | :---: | :---: | :---: |
|  | MOV | EDX, SYNC_ADDR | ; this is preserved forever |
| @Agai n : | IN | AL, DX | : send a blip |
|  | OR | AL, 02h |  |
|  | OUT | DX, AL |  |
|  | AND | AL, NOT 02h |  |
|  | OU | DX, AL |  |
|  | CALL | TaskDispatch | ; do the task switch |
|  | J MP | @Agai n | ; and repeat |
|  | ENDP | DemoTask |  |

while blipping a different parallel port bit. It calls the same task dispatcher function to return control to the kernel taskette. A pulsing port bit is the only indication we have that this taskette is running.

Listing 3 presents a complete, albeit stripped-down, task dispatcher for the taskettes. ThisTaskPtris a 48-bit FAR pointer holding the TSS selector of the current task. Next Ta skP t r holds the selector of the next task to be executed. Obviously, with only two tasks, it's also the selector for the previous task.

If 48 -bit pointers seem excessive, bear in mind that they're just the 32 bit, protected-mode equivalent of realmode FAR pointers. Sixteen of those bits hold the PM segment selector, which must be a TSS in the GDT. The remaining 32 bits are an offset within a segment that may span 4 GB . In this case, strangely enough, the offset will always be zero because the CPU gets the actual branch target from the TSS.

TaskDispatch swaps the segment selector portions of the two pointers, sets a parallel port bit, then executes an indirect J $M P$ through This TaskPtr. The task switch occurs during this single instruction, saving the current CPU state in the outgoing TSS and loading the new state from the incoming TSS. The first few instructions after the jump in the new task turn the port bit off and return.

The scope traces in Photo 1 show those three chunks of code at work. The two taskettes produce the pulses in the top two traces. The bottom trace is the task dispatcher's output. That $16-\mu s$ pulse marked by the timing cursors is the indirect J M P doing the task switch!

It bears emphasis: the J MP instruction marked by those pulses is the task switch. The CPU executes one instruction with one explicit memory operand, stores dozens of bytes in one TSS, reads a similar block from another TSS, while loading and validating all the segment selectors, memory references, TSS contents, and so forth and so on. The J M P occurs in one task and the next instruction is in another.

Serious CISC, indeed!

## THE UNITED STATES <br> OF TASKING

The setup for those singleinstruction task switches requires considerably more effort than executing them. The TSSs and their descriptors must coordinate correctly with each other and their own code, data, and stack segments. In the general case, getting this right can be a nightmarishly complex, ummm, task.

Figure 1 shows the simplified storage layout we'll use for the next few months. The TSS descriptors begin at GDT_TSS_BASE in the GDT. Each TSS descriptor is followed by the task's LDT descriptor, although we don't need or use LDTs this month.

A TSS descriptor specifies a task state segment, allowing the CPU to perform task switches into and out of that task. Attempting to load a TSS descriptor into any CPU segment register other than the TR causes an immediate protection exception. You cannot read or write a TSS using its descriptor, even though the descriptor includes the segment's starting address and length. You must initialize TSS fields through a separate data segment descriptor.

The general solution requires a unique segment descriptor called a data alias for each TSS. That descriptor gives you read and write access to the TSS, and when you're done, you discard the alias. I took a slightly

Listing 3-An indirect JM P instruction performs a ' 386 task switch when the memory location holding fhe target address has a task's JSS selector. The JMP target in this code alternates between the two TSS selectors corresponding to the two taskettes. The BL register is restored from the incoming task's JSS and will change even though it's not explicity reloaded!

$$
\begin{aligned}
& \text { PROC TaskDispatch } \\
& \text { USES EAX.EBX,EDX } \\
& \text { swap the task pointers } \\
& \text { MOV AX,[ThisTaskPtr.Seg] } \\
& \text { XCHG AX,[NextTaskPtr.Seg] } \\
& \text { MOV [ThisTaskPtr.Seg],AX } \\
& \text { - do the task switch }
\end{aligned}
$$

ret urn to the new task
RET
ENDP TaskDispatch
different approach by arranging all the TSSs in an array starting at address 00130000 covered by a single data descriptor called GDT_TSS_ALIAS. The task-creation code converts each task selector into an array index, then aims


Photo 1 -The indirect JMP performing a '386 protected-mode task switch is unlike any JMP you've seen before. The two tasks produce the pulses in the first two traces. The task dispatcher routine sets the bottom trace high just before fhe task-switching JM P and low immediate/y afterward. The pulse is $16 \mu \mathrm{~s}$ long; the JM P itself requires about $15 \mu \mathrm{~s}$ or 500 clock cycles at 33 MHz !

ES : ED I at the start of the corresponding TSS. An assembly language ST RUC gives easy access to the fields within each TSS.

Listing 4 presents the definition of those TSS fields. There are three major sections: the machine state between offset 0 and IOMapBase, an optional data area, and the I/ O permission bitmap at the end of the segment. Because the machine state is the only required part, the smallest possible TSS is a mere 68h (104 decimal] bytes long.

Many of the two-byte fields, such as the segment registers, are padded with two bytes of binary zeros to preserve double-word alignment. While it is tempting to fit user data into these niches, the Intel doc specifically reserves them by mandating zero fill. Disturb not the reserved areas!

For our present purpose, the essential part of the machine state begins with E I P and ends with the GS field.The BackLink, StackPtr, CR3,

LDTSel , TrapEnabl e, and I OMapBase fields aren't needed for our taskettes. They remain present, however, and must be zero-filled to prevent the CPU from acting on them, as there is no way to do a partial task switch.

The optional data area in our TSS structure holds two items. A 32-byte character string identifies the task in readable ASCII for use by the TSS dump routine. The task's local descriptor table (LDT) has room for 16 descriptors, although it simply soaks up space this month.

The I/ O permission bitmap must begin within 64 KB at the start of the TSS because the I OMapBase field is only 16 bits long. The ISA bus I/ O address space has 1024 ports, each corresponding to a single map bit. Our bitmap thus occupies 128 bytes and, as with the LDT, simply soaks up space until we need it in a few months.

The code in Listing 5 sets up the TSS descriptor and fills the key TSS fields for the DemoTa $S \mathbf{k}$ function shown in Listing 2. The descriptor must contain the TSS's linear base


Fi gure 1—FFTS arranges the task state segments (TSS) in an array starting at address 00130000. The corresponding descriptors in the GDT begin at GDT_TSS_BA SE (selector 1000) and occupy every other descriptor entry.in later columns, each task's LDT descriptor will follow ifs TSS descriptor. The GDT_TSS_ALIA S descriptor (selector 0060) provides read-wife data access to the TSS array.
address rather than its offset within the GDT_TSS_ALIAS segment. The starting CS: E I P values are simply the GDT_CODE segment and the offset of DemoTas $\mathbf{k} \mathbf{s}$ first instruction.

TheSS: ES P fields must point to an area large enough to hold Deno Ta $S$ k's stack. Rather than define a completely new stack segment, I split the (overly large) existing stack in half
and set S S: ES P to the top of the lower half. That division allocates about 28 KB of stack to each task and, with interrupts disabled, gives new meaning to the old saw "Nothing exceeds like excess."

The remaining segment-register fields contain the same values as the Kernel taskette. DenoTask and Ke r n el can share segments because

pmEasy is a complete protected mode environment for embedded systems. It initiates protected mode and provides an application loader, trap handler, error handler, memory manager, debugger support, screen writes and more. pmEasy is integrated with lowcost 16- and 32-bit development tools from Microsoft, Borland, Periscope, and others.
Why struggle developing your own protected mode environment? pmEasy lets you focus on your application.
pmEasyl6 or 32
\$495
including source code
BUY AND TRY 30 day money-back guarantee MICRO DIGITAL INC Developer of च्ञात Cypress, CA, USA FAX 714-691-2363 VISA, MC, AMEX

\#118
they're harmless. The casual approach suffices for this month's taskettes and fails miserably in the general case. Next month, we'll install fire walls between the tasks at the cost of considerably more setup code.

Figure 2 displays the contents of both TSSs before the first task switch. All the Kern e 1 TSS fields are zero because the CPU stores its current state during the first task switch. Only the essential DemoTa s k TSS fields are nonzero. You can see the value of the name field to identify those otherwise anonymous hexits!

## TIME ENOUGH FOR TASKING

According to the data book, a ‘386SX indirect J M P task switch requires 328 cycles or $10 \mu$ s at 33 MHz . The 16 - $\mathrm{\mu}$ p pulses shown in Photo $\mathbf{1}$ include $\mathbf{1}$ us to create the output pulse and $15 \mu$ s for the task switch itself. That's about 500 CPU cycles.

An experiment with my system's CMOS configuration settings sheds some light on those 170 extra cycles. One additional read wait state adds 60 cycles, one additional write wait state adds 17 , and both together add 82. Given the resolution of reading a scope, if the system board imposes a few wait states even when set for " 0 W/ S," the mystery is solved.

Can this be so! Beats me! As with most clones, the exact function of the BIOS setup options isn't particularly well documented.

In any event, those additional cycles indicate that the CPU makes about 80 memory accesses during each task switch. That's in rough agreement with the number of registers and values in Listing 4. The CPU must store the current task state in one TSS before reading the new task state from another. Underneath that activity, the '386SX bus interface unit cracks each 32-bit access into two 16 -bit bus transactions. The memory gets more exercise than may be evident at first glance.

The CPU saves all the registers regardless of whether the tasks actually use them. Even though we don't have full intertask fire walls in place, you can see how the CPU can

Li sting 4-This assembler structure defines the layout of a task state segmenf (TSS).The'386SX CPU stores ifs registers in the current task's JSS during a task switch, then loads them from the new task's TSS. When a task isn't active, the TSS contains all of the CPU state required to resume if. The data between IOMapB a se and IOMap is optional; FFTS stores the task's name and the LDT in that spot.

invalid TSS will cause a protection exception.

The CISC approach is faster than the exact same operations carried out by a subroutine because the CPU fetches and decodes only a single instruction. The RISC technique is faster if you save fewer registers and perform fewer protection checks. If you need a balance point somewhere between those extremes for your system, fire up your scope and logic analyzer. For obvious reasons, I will use the full-bore '386SX approach for FFTS.

A particular problem with CISC task switching occurs in embeddedcontrol systems requiring very fast interrupt response. Because the task switch is one looonnng uninterruptable instruction, there may be $15 \mu$ s or more before the CPU can respond to an IRQ. Practical operating systems wrap additional uninterruptable code around the switch, which means the actual delay may depend more on the code than the CPU hardware.

Now that you have the Big Picture, let's take a closer look at the events surrounding a single task switch.

## MAKING THE SWITCH

The TaskDispatch code in Listing 3 looks just like an ordinary function. The US ES directive generates hidden code to save the registers on the stack when the routine gets control and restores them before it executes the RET instruction. All this is quite standard, save for one fact: the stack at the end of the routine isn't the same as the stack at the beginning.

## Or is it?

When Kerne 1 's idle loop calls Tas KDi spat ch for the first time, the CAL L instruction uses the stack defined by the startup code. The saved registers and return address appear near the top of the stack segment between 00122000 and 0012FFFF. The stack is ready for a normal return, but that's not what happens.

TaskDispatch swaps ThisTask Ptr and NextTaskPtr, placing DenoTas k's TSS selector in This T a skPtr. It J M Ps indirectly through that pointer causing a task switch. The

Listing 5-This code creates a TSS descriptor with the TASK_DEMO selector and a TSS for the second taskette. The TSS descriptors begin at GDT_TSS_BASE in the GDT and the segments themselves are arrayed starting at GDT_TSS_AL I AS. For simplicity, the code, data, and constant segments are shared between the two taskettes, and SS: ESP poi nts to an unused part of the original FFTS stack segment The St r NCOpy function copies a name string into the TSS's name field where it identifies the task.

```
TSS_PTR EQU <(TSS PTR ES:EDI)\rangle ; shorthand notati on
    MOV EDI,((TASK_DEMO-GDT_TSS_BASE)/TSS_DESCSTEP)* \
        TSS_SPACING ; offset addr of TSS in data
    CALL MemGetDescBase,GDT_TSS_ALIAS,GDT_GDT_ALIAS
    ADD EAX,EDI ; Ii near + offset in segment
    MOV EDX,EAX ; EDX = I i near address of TSS
    CALL MemSetDescriptor,TASK_DEMO,GDT_GDT_ALIAS, I
        EDX, SI ZE TSS, ACC_TASK32,0
    LEA EAX,[TSS_PTR.TaskName]; get string addr
    CALL StrNCOPY,GDT_TSS_ALIAS,EAX,TASKNAME_SIZE, I
        GDT_CONST,OFFSET DemoName
    MOV [TSS_PTR.CS],GOT_CODE : ai m at start of task
    MOV [TSS_PTR.EIP],OFFSET DemoTask
    MOV EAX,GDT STACK ; spl it the stack area in hal f
    MOV [TSS_PTR.SS],AX
    LSL EAX, EAX
    SHR EAX.1
    SUB EAX,3 ; I eave top dword al one
    MOV [TSS_PTR.ESP],EAX
    MOV [TSS_PTR.OS],GDT_DATA : set up remai ni ng segs
    MOV [TSS_PTR.FS],GDT_CONST
    CALL TaskDumpTSS,TASK_DEMO
```

current CPU state indudes S S : ES P, locating the stack, and C S: E I P, identifying the next instruction. In this case, even though the instruction was a branch, the CPU stores the address of the instruction immediately after the J M P, not the actual indirect target address, in Kernel's TSS.

The CPU registers now fill from DemoTa s k's TSS. As you saw in Listing 5, DemoTa s k's stack occupies the lower part of the stack segment at about 00129000 . That stack has nothing in it yet, so a return would be disastrous.

The DeñTas k TSS also supplies the address of the first instruction the CPU should execute after the task switch. The C S: E I P fields stored in Listing 5 aim the CPU at the start of theDemot a skprocedure in Listing 2. That task-switching JMP finds the address of the target instruction in the TSS selector, which is why the 32-bit offset address in ThisTaskPtr is always zero.

The DenmTas $k$ code has no special setup, merely loading the E DX register and beginning an endless loop. After a
few instructions, the CPU calls TaskDi spatch and once again saves the registers and return address on a stack, this time near 00129000.

Now the magic happens.
The task dispatcher swaps ThisTaskPtrand Next TaskPtr again, restoring Kerne 1 's TSS selector to ThisTaskPtr. The task switch restores all of Kerne1 's registers includingSS:ESPandCS:EIP.The first instruction executed in the Kern e 7 task is the one immediately following the task-switchingJ $M P$ in TaskDispatch. The Kernel code picks up where it left off, twiddles the port bits, and executes the RET using the return address and registers stored on the stack it set up before the first task switch.

As far as Kern e 1 can tell, it entered TaskDi spatch and exited normally because the CPU hid all of the task-switching hocus pocus inside the J M P instruction. If you prepared the TSS fields and selectors correctly, the task switches will be transparent to the users. If you screw up, you get a protection exception.

Following the CPU's E I P register during TaskDispatch reveals no discontinuity during the second task switch. Execution proceeds smoothly through the indirect J MP just as though it didn't exist, even though the CS register changes to reflect the new TSS. If you can keep that straight in your head, you'll do well at this multitasking stutt.

The process
continues when Kernel callsTaskDispatch again. The J MP instruction switches back to DemoTas k, which returns from its versionof TaskDispatchusing its own stack. Because neither task can see the other's stack, there is no way to return from an incomplete call or restore the wrong registers. No trace of either task shows up in the other's stack, which should be enforced by placing them in their own nonoverlapping segments.

You've probably read articles describing how to pull off this stunt in real mode. No matter how elaborate the code, it always boils down to a few key lines, typically in assembler, that swap the stacks. In protected mode, all that trickery collapses into one instruction because the CPU is on your side.. .as long as what you want to do matches that CISC silicon, of course.

Now that we have the taskettes under control, let's look at the deceptively mundane task of displaying readable values on the serial port, VGA screen, and LCD panel.

## FORMATTING THE FIELDS

The TSS dumps in Figure 2 were produced by a simplesprint f() clone I wrote to make formatted output easier. Although St r F o r mat doesn't include all the bells and whistles, it can display decimal and hex numbers, ASCII characters, and Cstyle strings. You control the output field width, value alignment, and zero or blank fill. That's enough for now.

```
TSS Sel \(=1000\) Base \(=00130000\) Name [FFTS Kernel 1
    Backlink=0000 LDT=0000
    CS:EIP \(=0000: 00000000\) EFLAGS \(=00000000\) CR3 \(=00000000\)
    \(S S: E S P=0000: 00000000 \mathrm{EBP}=00000000 \quad \mathrm{I} O \mathrm{Map}=0000 \quad \mathrm{Tr} a p=0000\)
        DS \(=0000\) ES \(=0000\) FS \(=0000 \mathrm{GS}=0000\)
        \(E A X=00000000 \quad E B X=00000000 \quad E C X=00000000 \quad E D X=00000000\)
        \(E D I=00000000\) ESI \(=00000000\)
    SS:ESP O O000: 00000000 1/0000:00000000 2/0000:00000000
TSS Sel=1010 Base=00130200 Name [Demo Task]
    BackTink=0000 LDT=0000
    CS:EIP \(=0030: 00001794\) EFLAGS \(=00000000\) CR3 \(=00000000\)
    SS:ESP \(=0028: 00006 F F C\) EBP \(=00000000\) I Map \(=0000\) Tr \(a p=0000\)
        DS \(=0018\) ES=0000 FS=0020 GS=0000
        \(E A X=00000000 \quad E B X=00000000 \quad E C X=00000000 \quad E D X=00000000\)
        EDI \(=00000000\) ESI \(=00000000\)
    SS:ESF O 0000: 00000000 1/0000:00000000 2/0000:00000000
```

gure 2-Even after they're set up for the first task switch, the two Task State Segmenfs (TSS) contain mostly zeros. The first JSS requires less initialization because it will receive the CPU state during the first task swi $t$ ch. The second TSS must contain valid CS : EIP and SS: ESP fields. The selectors for these segments reside in the GDJ.
gains a 16 -bit segment register and, in the other, it gets a 32 -bit constant that's numerically equal to the segment register. Regardless of whether you use " $\% 04 \mathrm{x}$ " or "\%04hx", you lose in one case or the other.

This problem is not unique to StrFormat. Any function that expects a segment value must know whether the stack will hold a w 0 RD or a DVORD quantity. What's actually there depends on how you phrase the CALL instruction.

TASM sports a PROCDESC directive that specifies the size of procedure arguments and enables simple type checking for procedure calls. Regrettably, P RO C D ES C doesn't work as documented and the bugs render it useless. I guess it's another one of those neat features that might, just possibly, be cleaned up in the next release. Until then, be careful.

## RELEASE NOTES

The code this month creates two TSSs and dumps their contents to the serial port using St $r$ Fo $r$ ma $t$ It then enters an endless loop switching between the tasks while displaying a count on the FDB'sLEDs. You can view the relative times on your system by watching the three low-order bits of LPT1 on a scope.

Next month we'll introduce several more taskettes, activate their LDTs, and start some memory management.
Ed Nisley, as Nisley Micro Engineering, makes small computers do amazing things. He's also a member of the Computer Applications Journal's engineering staff. You may reach him at ed.nisley@circellar.com or 74065.1363@compuserve.com.

## IRS

413 Very Useful
414 Moderately Useful
415 Not Useful

## Getting By With Next To Nothing

## Micro-power Wake-up Control

## FROM THE BENCH

Jeff Bachiochi

 savings is never quite what you wish. Dwindling to 10 mA sounds good until you do the math for extended hours of use. At 8766 hours per year, it would require an 88 -Ah battery to operate the task (discounting battery shelf life). In a real data-logging situation, the logging task often takes less time than it does to reset the processor.

Why keep the whole system powered, even in a so-called low-power or sleep mode, when significant savings can be obtained by switching the system off between tasks?

There are a few issues I would like to examine here: power-supply control, quiescent current, power-on reset timing, and dead timing.

## ON/OFF REGULATION

Back in INK 22, I introduced the Toko linear regulator with integrated
on and off control. Today Toko's line has expanded into a complete selection of these regulators from 2.0 V to 5.0 V , which can supply up to 100 mA of output current.

Other manufacturers are now offering various configurations of logic-switched regulators. For instance, Linear Technology, Sharp, and Seiko offer linear regulators. Maxim has a switched-capacitive, step-up regulator. Linear and Maxim both present switching-style regulators. [Note this is not a complete list by any means. It just includes the parts I've used.)

Most regulators have fairly large off-state quiescent currents, restricted input-voltage levels, or small output capability, which makes them poor choices for this circuit. Instead, I want the perfect regulator-no off-state quiescent current, a wide range of input voltage, capable of infinite current, and costing under a buck.

OK, I'm willing to give in a little.
Let's say it has to run off an RCstyle NiCd pack, a camcorder battery, or a small gel cell and be capable of up to 1-A output current at 5 V . A 7805 or low-dropout 2940-5 fits these criteria, but it isn't logic controlled. If you refer back to Steve's article in INK 15, you'll see that the input voltage to the linear regulator can be switched on and off with a few additional transistors providing logic-level control and very little operational current in the off state.

Sharp's PQ05RA1 is a linear lowdropout regulator with a logic state


Photo 1-The micro-powered wake-up controller fits neatly inside a small case. A sing/e connector on the boltom is used to exchange information with the outside world.


Figure l--Three sets ofjumpers inside the power controller are used to configure the unit's reset duration, timing mode, and time interval. For example, puffing jumpers betwen pins $1 \& 2,5 \& 6$, and $9 \& 10$ would select a $150-\mathrm{ms}$ reset pulse and would tell the unit to awaken every 10 hours.
controlled on/ off. Not only will this device regulate with an input as low as 5.5 V or as high as 35 V , but it can also supply a full 1 A of current, not to mention the standard over-current and thermal cutoffs. Inthe off state, it requires less than $1 \mu \mathrm{~A}$ of quiescent current.

I guess manufacturers do listen to us after all.

## DEAD CURRENTS

Off-state quiescent currents alone will not make this periodic kick-start regulator successful. Some circuitry must remain active to provide the wake-up signal. I wanted this circuitry to use a timebase with a wide variety of useful periodic timings. This is generally not the case with a simple oscillator or divider. You might get 1, $2,4,8,16,32,64$ seconds and beyond, but I don't consider this universally handy. Instead, I'd prefer a second, minute, hour, and day as the units or maybe even a wake-up on external interrupt.

To solve for these broad requirements, I'll explore using a small PIC processor in a slow, low-power mode.

A $32.768-\mathrm{kHz}$ crystal gives the slowest stable timebase I know of and is easily divided into useful pieces. The only trouble with slowing down the PIC's clock is that the number of execution cycles per second also decreases. (I'll get into more on this latency problem later.) To reduce current consumption even more, the PIC is run at reduced voltage while the external system is dead.

This brings up another problem. We need a regulator for the PIC. Maximum voltage in LP mode is 6.0 V ( $\mathrm{min}=2.5 \mathrm{~V}$ ). This regulator must have ultralow quiescent voltage (it's on all the time). However, it doesn't have to supply much current (except to the PIC). A zener diode would require a few milliamps of current whereas a standard regulator takes 100 mA . Enter the micro-power regulators like Seiko's S8 1233PG. Although operating current is about $3 \mu \mathrm{~A}$, it supplies more than 10 mA at 3.3 V .

I chose a 3.3-V regulator so I could add a Schottky diode drop to the PIC and still end up with greater than the minimal 2.5 V . A second Schottky is added from the switched regulator's 5V output. When the $5-\mathrm{V}$ regulator is switched on, the PIC is then powered by 5 V and is logic-level compatible (more on this later).

## ON/OFF DEAD TIME

For the periodic dead timings, I want those nice round increments: 1 second, 1 minute, 1 hour, and 1 day. To put some meat on the bones, I added "times 10" and "divide by 10 " selections. This gives 100 milliseconds, 1,6 , and 10 seconds, 1,6 , and 10 minutes, $1,2.4$, and 10 hours, and 1 and 10 days. (Although 100 ms could be too short a time period depending on the reset and task-execution times, I left it in anyway.)

When the dead time times out, the $5-\mathrm{V}$ regulator is turned on. When the task completes, the task raises an output bit designated as the off control. This bit signals the PIC to remove the power and enter another dead cycle. This arrangement keeps the power to the task on for the shortest possible time, thereby providing real current savings.


Figure 2a-The main control loop flowchart consists of power on, reset, and power off.

MICROPROCESSOR RESET
Many microprocessors use an RC time constant to delay program execution until power has been established and the oscillator is running. These timings are generally longer than necessary just to be safe when using wide-tolerance parts. The task can often be completely executed in less time than the RC's time constant. So, tighter control of the micro's reset could save valuable fullcurrent operating time.

Two of the PIC's pins are used as RESET and complementary *RESET outputs. The reset duration is jumper selectable from 50 to 200 us in $50-\mu \mathrm{s}$ increments. This flexibility gives different reset timing depending on the microprocessor and power-supply slew rate. You need to know the minimal reset time for your external system to take full advantage of one of these PIC outputs.

## USER SELECTIONS

Three sets of jumpers help make user selections simple [see Figure 1). The first set chooses a dead-time period. The second selects the mode of the dead time. The final set selects the reset time period. An installed jumper presents a logic 0 to the chip, while a removed jumper allows the input to be pulled to a logic 1.

The only odd-ball setting occurs when the mode equals 11. This is an external interrupt mode and wakes the dead system only when INT is high or - INT is low. These input pins are not actual interrupt pins on the PIC, but are polled in a tight loop of three 2-cycle instructions. Although under $750 \mu$ s (with the PIC running at 32.768 kHz ), it is a far cry from the $1.5 \mu$ s possible when the processor is running at 8 MHz .

## GO WITH THE FLOW

The flowchart in Figure 2 follows this simple code. Initialization begins

rigure 2n-A side loop in the power-controller flowchat keeps tabs on the dead time.

MODE1, RESETO, and RE-
SET1). The PIC's on-chip timer, the RTCC, is set for a prescale of 32. Using a $32.768-\mathrm{kHz}$ crystal gives you an instruction time of $122.0703125 \mu$ s or $4 x$ $1 / 32768$. Factoring in the prescaler gives an RTCC tick of 3.90625 ms or $32 \times 122.0703125$ us. The RTCC register counts from 0 to 255 (eight bits) which is 1 second or $256 \times 3.90625 \mathrm{~ms}$. A nice round number, eh? And, if we don't change the RTCC, the overall timing should remain as accurate as the crystal without having to pay much attention to the number of instruction cycles.

The main loop starts by raising the ON and RESET pins. This turns on the regulator and holds RESET high and *RESET low. The configuration is read to determine whether the branch to take is wake-up (set time) or external input (interrupt). The reset time is read from a four-place R_TA B L E based on the configuration jumpers connected to the RESETO and RESET1 input pins.

If the mode bits are configured for external interrupt, the RTCC is read, and this number is added to the reset time ( $R_{-} i$ I ME). When the RTCC reaches this count, RESET is lowered and 'RESET is raised. The external system is now out of reset and can proceed with its task. When done, it signals the PIC by raising the OFF line. The PIC now waits indefinitely for either a low on *INT or a high on INT.

If the mode bits are configured for a dead time, the
with a clearing of all registers and the proper setup for the twelve I/ O bits of port $A$ and $B$. The nybble port, $A$, uses the first three bits (pins) as outputs (RESET, *RESET, and ON) along with a fourth as an input (off).

Port B uses all bits as inputs (INT,

- INT, TIMEO, TIME1, MODEO,

RTCC is read and $R_{\_} T$ I ME is adjusted as described above. In addition, the time and mode bits point to one of twelve positions in each of five tables. These tables hold the appropriate timing values for all the possible selections from $1 / 10$ second to 10 days. (The special case where time equals

```
Listing l--This BASIC-52 program monitors the temperature and storage position of delicate "malarkey"
during shipment and then indicates the end of the task.
```

```
\(10 \mathrm{~A}=\mathrm{XBY}(2000 \mathrm{H}) * 256+X B Y(2001 \mathrm{H})\)
```

$10 \mathrm{~A}=\mathrm{XBY}(2000 \mathrm{H}) * 256+X B Y(2001 \mathrm{H})$
$20 \mathrm{~B}=(255-X B Y(2002 \mathrm{H})) * 256+(255-X B Y(2003 H))$
$20 \mathrm{~B}=(255-X B Y(2002 \mathrm{H})) * 256+(255-X B Y(2003 H))$
30 IF (Aく>B) THEN GOTO 170: REM Error so leave
30 IF (Aく>B) THEN GOTO 170: REM Error so leave
40 IF ( $\mathrm{A}>7$ FFEH) THEN GOTO 170: REM Out of space so I eave
40 IF ( $\mathrm{A}>7$ FFEH) THEN GOTO 170: REM Out of space so I eave
$50 \mathrm{XBY}(\mathrm{A})=\mathrm{XBY}(0 \mathrm{E} 000 \mathrm{H})$ : REM Sample ADC and store
$50 \mathrm{XBY}(\mathrm{A})=\mathrm{XBY}(0 \mathrm{E} 000 \mathrm{H})$ : REM Sample ADC and store
$60 \mathrm{~A}=\mathrm{A}+1$
$60 \mathrm{~A}=\mathrm{A}+1$
70 XBY(A) $=$ PORT1.OR.OCOH: REM Sample tilt and store
70 XBY(A) $=$ PORT1.OR.OCOH: REM Sample tilt and store
$80 \mathrm{~A}=\mathrm{A}+1$
$80 \mathrm{~A}=\mathrm{A}+1$
$90 \mathrm{~B}=\operatorname{INT}(\mathrm{A} / 256)$
$90 \mathrm{~B}=\operatorname{INT}(\mathrm{A} / 256)$
$100 \mathrm{XBY}(2000 \mathrm{H})=\mathrm{B}$
$100 \mathrm{XBY}(2000 \mathrm{H})=\mathrm{B}$
110 B $=255-\mathrm{B}$
110 B $=255-\mathrm{B}$
$120 \operatorname{XBY}(2002 \mathrm{H})=\mathrm{B}$
$120 \operatorname{XBY}(2002 \mathrm{H})=\mathrm{B}$
$130 \mathrm{~B}=\mathrm{A}-\left(256^{*} \operatorname{INT}(\mathrm{~A} / 256)\right)$
$130 \mathrm{~B}=\mathrm{A}-\left(256^{*} \operatorname{INT}(\mathrm{~A} / 256)\right)$
$140 \times B Y(2001 \mathrm{H})=\mathrm{B}$
$140 \times B Y(2001 \mathrm{H})=\mathrm{B}$
$150 B=255-B$
$150 B=255-B$
$160 \operatorname{XBY}(2003 H)=B$
$160 \operatorname{XBY}(2003 H)=B$
170 PORT1 $=$ PORT1.OR.80H: REM Set bit 7 high for OFF signal
170 PORT1 $=$ PORT1.OR.80H: REM Set bit 7 high for OFF signal
180 GOTO 170

```
180 GOTO 170
```

$1 / 10$ s adjusts T_T I ME for fractions of a second just like R_T I ME. )

The timing loop starts by checking for an off signal sent by the external system when it finishes with its task. If done, the ON and RESET pins are lowered, and the task-done flag is set. Next, the reset timing is checked. If it is done, RESET is lowered, *RESET is raised, and the reset-done flag is set. Finally, the dead time is checked. Ordinarily, all registers (seconds through days) are checked once a second for 0 . If all are 0 , the dead-timeout flag is set. The special case of $C_{-} T$ I $M E$ equalling zero indicates fractions of a second and flags the processor to check only the fractional portion. If any of the timing registers is not 0 , they are all adjusted each time through the timing loop (once per second] like a digital clock counting backwards.

Note that I could have used a total number of seconds for each time period instead of a seconds, minutes, hours, and days format. Using just seconds would save one register, a bunch of code space for tables, and the complexity of decrementing multiple values (i.e., $60 \mathrm{~s}, 24 \mathrm{~h}$ ). But, while simulating and debugging, I like to see the registers showing me the actual time remaining and not just some abstract total number of seconds. If that makes me an immoral programmer, so be it.

Once all the flags are set, the timing loop is finished. Control jumps back to the main loop.

## TEST CASE

Let's say we have this case of malarkey which needs to remain under
$40^{\circ} \mathrm{F}$. This volatile stuff spoils if it is not stored upright. The task processor shipped along with the malarkey samples the ambient temperature and tilt of the case to ensure the requirements are met by the delivery company. The journey takes two months. Logs, taken once every 10 minutes, account for over 14,000 samples.

Each sample consists of two bytes-one for temperature and one for tilt. The temperature is measured using a silicon temperature sensor. The sensor's output is 10 mV per Fahrenheit degree. An 8-bit, O-l-V A/D converter registers $\mathrm{O}-100^{\circ} \mathrm{F}$ in less than $0.5-\mathrm{F}$ " increments (plenty of accuracy).

The tilt sensors take six bits-one for each side the case can be left on. By setting the upper two bits of the tilt sample high, the two sampled bytes can be discerned because the upper bit of the temperature should never be high (unless the temperature exceeds $50^{\circ} \mathrm{F}$ ).

Listing 1 offers a short program written in BASIC-52 which checks NVRAM for a legal address (stored

## Precision Frame Grabber For 0nix \$495* <br> - CXIOO FEATURES -



Introducing the Cx100 precision video frame ! grabber for 0 EM , industrial and scientific applications. With sampling jitter of only $\pm 3 \mathrm{nS}$ and video noise less than one ISB, ImageNation breaks new ground in imaging price/performance. The CXIOO is a rugged, low power, ISA board featuring rock solid, crystal controlled timing and all digital video synchronization. a Software developers will appreciate the simple software interface, extensive C library and clear documentation. The CXI00 is a soffware compatible, drop-in replacement for our very popular Cortex I frame grabber. A Call today for complete specifications and volume pricing.

## ImageNation Corporation Vision Requires Imagination

800-366-9131

Crystal Controlled Image Accuracy Memory Mapped, Dual-Ported Video RAM
Programmable Offset and Gain
Input, Output and Overlay UUTs

- Resolution of $512 \times 486$ or Four Images of $256 \times 243$ (CCIR 512x512 \& 256x256) Monochrome, 8 Bit, Real Time Frame Grabs Graphics Overlay on Live or Still Images** External Trigger Input RGB or B\&W, 30 Hz Interlaced Display NTSC/PAL Auto Detect, Auto Switch
VCR and Resettable Camera Compatible Power Down Capability BNC or RCA Connectors
- Built-In Software Protection**
- 63 Function C Jibrary with Source Code . Text \& Graphic Library with Source Code Windows DLL, Examples and Utilities Software also available free on our BBS Image File Formats: GIF, TIFF, BMP, PIC, PCX,TGA and WPG
** THESE OPTIONSAMIIABIEATEXTRACOST * 5495 IS DOMESTIC, OEM SINGLE UNTT PRICE.
P.O. BOX 276 BEAVERTON, OR 97075 USA PHONE (503)641-7408 FAX (503) 643-2458 BBS(503) 626-7763
both as address and complement for security's sake) before taking any samples. After storing the samples, the address pointer (and its complement) is updated for the next sample. The OFF pin is raised signaling the PIC to drop power.

The RS reset time of my RTC52 is 55 ms . The task execution is 88 ms . I save little by using the PIC's RESET output pin (however, the minimal reset time necessary for the RTC52 is about 20 ms ). Current consumption during this period is 101 mA , which is about $39 \mu \mathrm{Ah}$ per sample (task). At 14,400 samples, that's 0.56 Ah of battery current needed for the external system.

The dead-timer circuitry shown in Figure 3 requires $25 \mu \mathrm{~A}$ of current. Since it will be running 24 hours per day for the 60 days, it requires 36 mAh of battery current.


Figure 3-The micro-powered wake-up controller is based on a PIC running at 32.768 kHz . A PQO5RA 1 low-dropout regulator helps keep power use to a minimum.

## CONCLUSION

If you work out all the calculations, 720 Ah is required to run the external system for 60 days. In sleep mode, the external processor alone would require over 14 Ah. Either power usage is unacceptable for battery-powered systems.

But, with a little periodic stimulus, this power consumption can be reduced to a comfortable level of less than 0.6 Ah -all this from a system which normally requires 0.1 A of current for each hour it's used.

Jeff Bachiochi (pronounced "BAH-key-AH-key") is an electrical engineer on the Computer Applications Journal's engineering staff. His background includes product design and manufacturing. He may be reached at jeff.bachiochi@circellar.com.

## CONTACTS

Linear Technology 1630 McCarthy Blvd.
Milpitas, CA 95035
(408) 432-1900

Fax: (408) 434-0507
Maxim Integrated Products 120 San Gabriel Dr.
Sunnyvale, CA 94086
(408) 737-7600

Fax: (408) 737-7194
Microchip Technology, Inc. 2355 W. Chandler Blvd.
Chandler, AZ 85224-6199
(602) 786-720

Fax: (602) 899-9210
Seiko Instruments, Inc.
Semiconductor Products Group

1150 Ringwood Ct.
San Jose, CA 95131
(408) 433-3208

Fax: (408) 433-3214
Sharp Electronics Corp.
Microelectronics Group
5700 NW Pacific Rim Blvd., Ste. 20
Camas, WA 98607
(206) 834-2500

Fax: (206) 834-8903
Toko America, Inc.
1250 Feehanville Dr.
Mount Prospect, IL 60056
(708) 297-0070

Fax: (708) 699-7864

## IR S

416 Very Useful
417 Moderately Useful 418 Not Useful


Design the "Ultimate" Hand-held Remote
Make Your PC into a Telephone Receptionist
 A Quartally Bomus Section of CIRCUIT CELLAR INK

## Multimedia H ome Networks

by David Gaddis


## HCS Hard-wire Control: Back to Basics

 by Steve CiarciaA Different Set of House Keys Making the Most of a Small Keyboard by Jeff Fisher

Computer, Get That Phone
A PC-based Voice-Telephone Interface by Robert M. Luzensky \& Jack Ivey

$\qquad$


or many years, custom audio and video installers have created whole-house entertainment systems for the rich and famous. During the last few decades, the cost of these systems fell within reach of an average millionaire, but it still remained above the resources of most middle-class families.

As multimedia emerges into the home, many people have learned that they can now watch television shows or listen to a CD from their computer. But, this is only scratching the surface. How would you like to create a first-class, whole-house entertainment system based on your multimedia computer and on a budget you can afford?

With a few small additions. you can have VCRs or laser-disc players in other rooms display on your multimedia computer. You can also see, hear, and control the CDROM in your multimedia computer from any television in your home. You can even create a video-intercom system that lets you see and hear users from other rooms in vour house through a multimedia computer or television. You can install these features in an afternoon using existing cable.

To understand your options, let's first take a look at what's going on today. Those who install or use entertainment systems in homes are involved with one of three possibilities: distributed. centralized, or networked entertainment. Understanding these three possibilities can help you with future decisions.

## DISTRIBCTED ENTERTAINMENI

Once upon a time, the home's entrrtainment system was limited to a single antenna or cable connection to the one radio or television located in the living room. Then, someone bought televisions for other rooms, connected them to the incoming source through splitters and cable, and created what we call a distributed entertainment system (see Figure 1).

In this concept, coax cable is used to distribute the incoming entertainment signals to output devices (televisions) in any or all rooms. With the aid of a video adapter. multimedia computers can be addrd to the list of output devices, so you can watch Star Trek on your computer. Whilr it represents a step up from an old-fashioned, single-outlet system, it still falls short of many of the features and adrantagrs that are available.

# Multimedia Home Networks 

## CENTRALIZED ENTERTAINMEN'T

For only a few $\$ 10$ thousand. many custom audio and video dealers will install a centralized entertainment system in your home. In this environment (see Figure 2). one room in the home is selected as the entertainment center where a variety of entertainment products arc installed.

Using distribution amplifiers. miles of special-purpose wiring. and remote speakers, this system broadcasts the source in the entertainment center through the home. In other words. a CD playing in the entrrtainment room can be listened to while in any other room in the home. You could compare this system to an older mainframe computer where you would pay a ton of money to have all the processing done in one location.

Compared to a simple distributed system. a centralized entertainment system provides a lot of features. With the addition of wall-mounted volume controls, infrared repeaters. and more wires. the user can even control the entertainment equipment from remote rooms.

However. distribution is still limited to thr equipment in the entertainment center. Remote users have to access the CD in the player of the cntertainmrnt room. Furthermore, rooms canend up with several sets of speakers. One set of speakers is dedicated to the house-distribution system w hile another sel is usedby the multimedia computer or other audio and video equipment in that room.

## NETWORKED FNTERTAINMENT

The third system is often referred to as networked entertainment or home networking (see Figure 3). In this env ironment, the output from your computer and entertainment devicescanbe distributed throughout the home. The user can access any of the devicesfromany room.

In manv homes, the wiring is alread in place for a networked entertainmentsvstem. You can use the

## dAVII gaddis

Forgit reviring lse yar existing coax cade systemto create a first-dass, wholehouse entertaimert system tht indudes a moltineda con pter and is an a bucte you can fford
same coaxial cable that distributes the entertainment signals from thr outside world. In simple terms. vou connect the output of your computer and entertainment der ices to the cable and then tune the receivers in other rooms to the channel that displays the device you want to access.

In addition to providing greater control and flexibility. this concept is easier to install and costs less than a centralized entertainment svstem. Toset it up. you can start with your present distributed system and add a few new components.

Let's take a closer look at this si stem.

## COMPUTERIZED TEI EVISION

Multimedia computers canbe added to a distributed entertainment system by adding a video-adapter card to your computer and attaching the cable svstem to thr F connector on thr video-adapter card. This setup lets you watch any television show on vour cable from the computer.

The software that comes with the video adapter also offers certain controls. You can resize the picture and move it into a corner (voudonit have to miss vour favorite show while working in other applications), or use a capture command to freeze a frame. Captured frames can he imported into other software where thev ran be manipulated and used.

## BROADCASTING SIGNALS

The video-adapter manufacturers are proud of the fact that VCRs and videocameras can he attached oo their board as an input device. However, if you follow their gencral instructions. vou usually have to relocate your VCR or video camera to a location near the computer. They never' point out that vou can connect the VCR to the cable so vou can watch VCR-played movies on your computer or any other television in the home.

To do this, however. there are limitations to overcome. The outputs of most entertainment des ices such as your VCR are usually designed by the manufacturer to be limited to either television channels 3 and 4 or line-level audio and video(NTSC). Ob-


Figure 1: In a distributed entertainment system, incoming contertainment signals are split and distributed through coax cable. 'The computers and entertainment equipment in cach room are used as output devices only.


Figure 2: In a centralized entertainment system, the entertainment equipment in one room is connected to a distribution amplifier and distributed to speaker outputs in cach room. This reguires extensive wiring and additional speakers.
viously, if multiple devices are broadcasting simultancously. Ihey cannot use the same frequency without the signals interfering with each other.

For example. if vou connected thr output of vour VCR directly to the cable, it would interferew ith channels 3 or 4 already there. The televisions and computers would receive a mess.

Perhaps someday. manufacturers will offer a wider selection of

outputs for entertainment products. For now, this condition can be addressed by the use of a derire known as a modulator: A modulator, pictured in Photo 1, is a small electronic device that receives a signal most entertainment devices output. The modulator changes the signal's frequency so that the dev ice's output can be broadcast in another channel.

By connecting a modulator to the audio and , ideo outputs of your VCR (or anv

other entertainment device), the signal coming out of thr modulator can be tuned to an unused channel between 2 and 120. You can then connect the modulator's output to the cable svstem w ithout interference.

Suppose you are connected to a cahlr svstem which provides programming on the
first 50 television channels. and vou own a VCR anti a laser-disc player located in different rooms. Modulators can be connected to each of the devices. tuned for output as channels 52 and 54. then reconnected to the cable svstem. Now. from vour computer or anvtelevi-


Figure 3: In a network contertainment system. the oulputs of entertainment devices in carh room are connected to modulators and placed on a distributed entertainment system. You can lune to any device from any room without special wiring and speakers.
sion in the home. voucanaccess all thr regular cable channels and receive a program from the VCR on channel 52 or watch a laser-disc movie bv changing to channel 54 .

## SELECTIING A MODULATOR

Modulators are arailahle with several options and stvles. Thevare arailahle for connection to one. two, or three input devices and range in price from $S 40$ to $S 650$. The lowestcost modulators arc designed for mono or a single-audio channel. Thes are ideal for such things as video cameras. which only use one audio channel.

However. for distributing your VCR or laser-disc movies. you mar want to opt for a stereo modulator. which includes bothlefl and right audio channels. Mans also include a digital readout display ing the output channels on thr front panel. Lower cost models do not include this option. One of the most significant considerationsinvolved with the selection of a modulator is based on the needs of the system.

Determining the type of modulator you need requires a somen hat historical perspective. A long time ago. the ICC allotted frequencies for different television channels. It that time. 55.25-211.25 MIIzwasconsideredvery high frequenc: (VHF) and all of the networks were covered by channels 2-13. Thes then allotted the bandwidth of 211.25-471.25 MILz for other services such as ham radio and air-traffic control. When the FCC needed more television channels, thev added channels 14-69 in the ultra high frequency (LHF) range of 4X.25-801.25 VIIz.

When cable companies decided they wanted more than 69 channels. they squeezed channels chosertogether in the bandwidth typically reserved for ham radios or air-traffic: control. As a result. antenna?; receive the channels from 14 and higher on a
different set of frequencies than the same channels are carried on cable systems (see ligure 4). This is why cable-ready televisions have a cable/ antenna switch on the back. In actuality, the cable-ready switch adjusts the tuner to the different frequencies of the two systems.

It is important to understand this background since modulators are typically designed with a limited range of output frequencies. For example, some modulators have an output range of $300-468 \mathrm{MHz}$, which

## INSTAIILIVG MODOLIATORS

Some modulators have a front panel that extends from each side and has serew holes for attachment to the vertical rails inside a cabinet. Since you may not have a cabinet designed for this, the manulacturers also offer a countertop model which sits on top of your VCR or other entertainment devices. Jacks located on the back of the modulators are used to comect the modulator to your equipment (comerting cables are normally sold separately).

The power supply needs to plug into a nearby power oullet. Standard M/V cables


Photo 1: A modulator is used to put baseband audio and video onto an RF chanoel that ran be tumed by any television or VCR in the house.
produces channels 37-64 on televisions set up for cable. However, the channels it produces wont be received by televisions tuned to the frequencies of antenna channels. Many people prefer to use the modulators that output in the range of $470-806 \mathrm{MHz}$. which provides channels 14-69 in an antenna-based system or channels 64120 in a cable system.

FM modulators are also available for audio equipment. Using an FM modulator, the audio output of devices can be tuned to an unused $F$ M radio frequency and distributed throughout a home on the cable. For instance. a CD player with an F'M modulator could be tuned to an unused frequency of 101.5 FM and connected back to the cable. From any room, a user could tune the local FM receiver to 101.5 to listen to music from the CD) player in the other room.
with RCA jacks connect the audio and video outputs of your equipment to the inputs of the modulator: You also need a short piece of coax cable with $F$ connectors to attach the output of the modulator to the cable system. You may need a coax splitter to connect to a cable used by other equipment.

Modulators that include a digital readout have buttons on the from of them to select an output channel. Modulators without digital readouts commonly use a thumb wheel for manually adjusting for the best picture.

Since your neighbors may be connected to the same cable that you are using for your network. you may find that they can also watch your movies. If this is a problem, you can install a device known as a trap in the cable where it enters the home. Traps catch certain frequencies and prevent them from passing through. Cable companies sometimes use them to keep you from getting pay chanmels. You can
use these to prevent your neighbor from viewing your shows.

## TILE BEST WIRING SOLUTION

If the budget allows or you re doing new home construction, the homeowner should consider installing a dual-coax system. The key to a dual-coax system is the provision of two coax wires and connectors at each wall plate. In a networked environment, one of these coax comectors is used for output and provides the signal to televisions, computers, and other devices. The other coax connector can be used for input connections from the modulators connected to your VCRs, laser-dise players, computers, video cameras, and other entertainment devices.

Pholo 2 illustrates sample components of a dual-coax system. The wall plates include a standard duplex receptacle with two coax connections and an RJ-45 jack. The eight-pin RIJ-45 jack allows the user to connect a standard telephone or data device. Typically. the center two pairs of pins support two telephone lines while pins 1 and 2 are dedicated to an infrared-repeater syslem and pins 7 and 8 are for data.

This system uses a headend, which provides the necessary connecting points for the coax and telephone wires and is preengincered to amplify signals generated in-house before they are passed to other outlets. 'This amplification feature provides maximum signal quality.

The illustration also shows the communications cable, which includes a black and a white RG-6 coax cable and four pairs of low-voltage telephone wires rated Level 5 . (Level 5 is the highest rating for low-voltage wires and is best for high-speed data transmission.) All of these wires are bundled together to provide convenient installations.

## "WATCHING" COMPU'TER

With the modulators added to your VCR and laser-dise player, you can now watch movies from your computer (or any television in the home) by simply selecting their channel. But with a multimedia computer. you access a world of CD)s which don't play on your VCR. You can put a CD in your mullimedia computer and watch or listen to it from any television in the home.

To see your computer on your television, you first need a video output from your computer: You accomplish this by adding a VCA-to-NTSC video-adapter board to your computer. This board takes the entire pic-

Photo 2a: In the US Tee wiring system, a standard single-gang box contains: AC power while a sidecar bracket supports a pair of coax cables and telephone/data comections.
ture that is on vour computer screen anti converts it to the analog output of vourtelerisionscreen. The output from I his board goes to a standard RCA , ideo jack, which can be connected lo the input ofvou guessed il-a modulator:

If there is an audio output on vour sideo adapler, you can conneet it to the modulator also. Although most video adapters do nolinclude audio-output jacks, you can use the audio output of the sound card that is available on mosimultimedia computers.

After you tune thr modulator to your desired output channel. you can watch and listen to that computer from any teles ision (or other multimedia computers) irl the home by selecting the computer's channel.

## REMOTE COMPLTER CONTROL

Now that youcanseeandhear the CD)ROMfromantelevision in the home. the children can browse I he encyclopedia through their televisions. Or can thev? Ilow do the select subjects from the menus on their tele isions?

Manymanufaclurersare working on that one. Fulure televisions anti computers include built-in hardware that enablesthem tocommunicate with eachotherthrough the cable or erenthrough thr power-line wires the are plugged into. Among these developments. Intel anti Microsoft are working w ith other manufacturers oo dev ise a svstem that will be introduced as a home net work some time in the fut ure.

Today. vou can use another board $\mathbf{t}$ hat is available and known as an infrared receiver board. These hods are designed to receiv e infrared signals from a small. handheld remote control t hatincludes a keyboard and mouse buttons. This hand- held enables you to control vour computer remotely.

However, infrared technology has limitat ions. Infraredremotes must be pointed at the receiver. must have anunobstructed path to the receiver, are limited to a range of approximately 35 '. anti do notlunct ion well in direct sunlit condit ions (i.e.. solariums or outdoors). Since the children are in ot her rooms from the computer. Ihes

need to use an infraved repeater to carrs the signals from the remote to the computer.

## INFRARED REPEATERS

Infrared repeaters function just like their name implies. On oneend thev receive an infrared signal. At the other end. thevreproducea similar infrared signal. So. thr infrared receis er in the children's room is connected to an infrared emitter in the computersroom. When thr childrenuse the remote in theirrooms. thr repeater system carries that output into the ot herroom to control the computer:

Infrared repeaters also enhance the rest of your network and extend remote controls to other rooms in your home. For example. they can carry a signal that pauses the VCR in another room or causes the laser-dise player to skip to the next track. If the children have a Nintendo game, you can comnect a modulator to watch the game from other televisions (or computers). With a wireless. infrared control pad and infrared repeaters. the kids can play Vintendo against each other from separate rooms or any room that has a television or computer:

Infrared repeaters commonh use any of three methods to transmitsignals into ot her rooms. Some of the simplest repeaters use RF to transmit signals. The infrared receiver in one room includes a radio transmitter that sends signals up to 150 ' and through walls. Aradio receiveronthe ot her end picks up the radio signals thenreproduces the infrared signal that
 can be aimed at the infrared device. Such repeaters are
availableas attachments to an infrared remote or as table-top devices.

Professional audio and video installers often use lon-voltage wires, whichare similar to telephone wires and provide a great resource for the use of infrared repeaters. The wires and RJJ-45 jack described with the dual-coax svstem are ideal for this. When installed, youcan plug infraredreceivers into jacks in anyor all rooms and plug infraredemitters into jacks in the rooms with devices vou want to control. Alternalively, you can support thr use ol an infrared repeater system with an unused pair of telephone u ires. or you can custom install low-voltage wiring to support this repeater.

Another method to distribute infrared commands between rooms uses the same coaxial cable carrying theteler ision signals. This met hod requires special splitter/combines devices to add and extract the infrared signals to anti from the cable in each room. If vou choose this method. most amplifiers and headends are not yet designed lo passinfrared signals. You need to install tiny jumper cables around them.

## (DDING VIDEO C IMERAS

Whent he doorbell rings. many people choose to go to the door to see who is there. Some security companies like to install expensive video cameras and connect them to expen-


Photo 2b: With its cower plate installed. the LS Tee sastem presents an attraclive, finished look to the homeow mer and keepsall wire connections in one place.


Spectrum chart-PAL


Figure 4: The allocation of television channels varies depending on whether the signals are broadcast over the air or by cable. PAL allocations (typically used in European and other countries) are also different from \TSC (used in the (.S.).
sive, special-purpose video monitors. You can do it that way, hut here's another solution. Install an inexpensive video camera at the door that lets you see the visitor on your televisions.

Video cameras (often known as CCTV) are now as small as pocket pagers. They arc available for both indoor and outdoor installations, and the cost has fallen to a few hundred dollars. They are designed for permanent mounting on a wall. or they can he set on top of a television, shelf, or computer. Some manufacturers also build cameras into multimedia computers and household items such as lamps, clocks, and mirrors.

You can mount one of these camerasal the front door and use a modulator tocontrol the output so that it canbe viewed as a television channel. Now when the doorbell rings, you simply change to the front-door channel and you can see and hear the visitor. Of course, the visitor cannot see or hear you in this situation. However. there are other devices available that enable you to pick up a nearby telephone or activate the telephone solt ware on your computer. By these methods, vou could greet your visitor through a speaker attached to the doorbell. Similar cameras placednearthe backyard, pools, spas, or garages enable you to view those areas as well.

## INSTALLING FIXED VIDEO CAMFRAS

Temporary or portable video cameras are often used in rooms that are subject to
redecorating. on the other hand. your front door is li kels to remain in the same local ion as are the back vard and swimming pool. For these locations, voucan install a camera in a fixrd and permanent position.

Whenvideocamerasare installed in fixedlocations. there are several opt ions for the Miring. II' it is convenient, you coul d place the modulator nearbyand connectil ot the cable. Ilowever.mamy people prefer o install themodulators for fixedcameras in aservice center or closetwithot her distribution equipment such as the coax headend
wires obring in DC voltage from the power supply, and they use standard STSC audio^ ideo cable (often with RCA jacks) to conduct the sound and picture. Video cables are preferred because they are better shielded against interference. In some cases. level 4 or 5 low-voltage wires are used for thr audio and video transmission.

But.over long runs or near highpowet wires of other power equipment.they can pick upinterference. You can run the v idro wires and amplifiers. The modulator is $t$ hen connected to $t$ he cable where it is installedinside the smice center. The VTSC audio and videowiresare runfrom there 10 the camera.

Most video cameras need a pair of low-voltage

Photo 2c: The headend lor a dual-coax system has connections for input and outpul coax cables and
telephone wiring.

parallel to the low-voltage wires powering the camera, but avoid running the video cables parallel to power wiring. If you must cross over power wires, try to do so at right angles.

## CRLATING A VIDEO INTERCOM

Using the same setup as you do to see people at your front door, you can see and hear a person in specific rooms. If you set up several rooms, you can create your own video intercom system that works through your computers and televisions.

For example, say Dad is watching t\&vision in the living room and Junior is working at the computer in the library. When Junior needs help with his homework, he can switch on the living-room channel and see and hear Dad on his computer. Using his remote control and the infrared-repeater system, Junior then changes Dad's television to the library channol (using the picture-in-picture if available). Now they can see and hear each other. And, if Dad wants to look at Junior's homework, Dad just
changes his television to the computer channel.

If the computer has a built-in camera, you may only need to add a modulator to get that room into your video intercom system. In the living room, family room, kitchen, and bedrooms, you can use a CCTV camera and a modulator. As you might imagine, there may be times when you don't want your children to watch what you are doing in the bedroom from their televisions or computers. Of course, you could throw a bathrobe over the camera, but you may want to include a toggle switch that turns the camera or modulator off.

Many people prefer to install fixed cameras inside the rooms because it makes a cleaner installation when the wiring can be hidden inside the walls. However, since vou may want to change the camera location when vou rearrange furniture. many indoor cameras are installed as temporary fixtures. As a temporary fixture, you can place the camera on top of a lelevision or computer or you can stick it to the surface of a wall with screws, adhesive, or Velcro. In temporary installations, thr modulator is oftrn placed on a
shelf or behind other equipment, and then connected to the nearest cable outlet. As you might guess, you can get greater flexibility from this concept if you have several cable outlets in the room. Multiple room outlets are recommended in new construction or remodeling projects.

## A COST ANALYSIS

Assuming that you already have all of the computers and televisions that you need, what would you expect to pay for a complete home netwnrk such as this? The final analysis is going to differ from home to homr depending on many variables.

Rut, let's look at an average est imatc.
You can use your existing cable. If you opt for the dual-coax system with headend, the parts cost about $\$ 1,200$ for an 8 -outlet system in a 2,500 -square-foot home. Because larger homrs require more wire. add 25 for each additional square foot of vour home size, and add $\$ 10$ for each additional outlet. If you want it installrd by a contractor. double the cost of the materials.

The video card that allows vour computer to receive television channels adds S350 for a high-resolution model. The VGA-

## C:>everything. you.need.to.know. @home.automation.assn

Join the one association dedicated to serving the fast-growing home automation industry - the Home Automation Association (HAA).
HAA is expanding the market for home automation products and services with its new Consumer Understanding Program ©. HAA includes all protocol developers, manufacturers of PC-based systems, and other major industry players. HAA members get the latest bottom-line news. Make sure you're in the loop. Join today.

## contact.H AA.today Internet:

 75250.1275@compuserve.com V oice: 202/223-9669
\#204

NTSCcard and modulator that converts vour compuler output to a television channel mav add $\$ 400$. and the infrared board and remote control for that computer adds another $\$ 500$. So, computer upgrades can total S1.250.

You should include a good quality stereo modulator with each VCR, CD. and laser-disc player. Assuming a typical home has five stereo modulators at a cost of $\$ 500$ each, this adds another $\$ 2.500$ to the total.

To see the front door. swimming pool, and garage on vour televisions, you ran use three cameras and a 3 -outlet mono modulator (usuall) installed in a service center). This option adds about $\$ 1,100$ for black-and-white cameras or S 1.850 for color.

For the video intercom. each sel includes a camera, mono modulator, and toggle switch costs about $\$ 500$ for black and white or $\$ 800$ for color. Assuming that you want one in each of four bedrooms, two living areas. a library and kitchen, it will take eight sets or $\$ 4,000$ for black and white and $\$ 6,400$ for color.

Special thanks to USTec and Multiplex Technology for providing the photographs.

David Gaddis is president of IIome Systems Vetwork in Edmond, Oklahoma. He authored Understanding \& Installing Home Systems and How To Automate Your Home. He is presently developing a television series called Intelligent Home, which will also be available on video tape and CD-ROM. He may be reached at (405) 330-0718.

## SOURCES

Dual-coax svstems:
Molex. Inc.
2222 Wellington Ct.
Lisle, IL 60532
(708) 527-4238

Fax: (708) 512-8639
US Tec
470 Pearl St.
Canadaigua. NY 14424
(716) 396-9680

Fax: (716) 385-6627
CCTV cameras, modulators, infrared repeaters, doorbell intercoms. and in-
frared remotes for computers:

## 10

Home Automation Labs
105 Hembree Park Dr., Ste. II

Roswell. GA 30076
(404) $442-0240$

Fax: (404) 410-1122
Home Control Concepts
9520-108 Padgett St.
San Diego, CA 92126
(619) 693-8887

Fax: (619) 693-8892
Home Automation Systems
151 Kalmus Dr.. Ste.M6
Costa Mesa. CA 92626
(714) 708-0610

Fax: (714) 708-0614
Home Automation and Security
286 Ridgrdale Ave.
East Hanover, NJ 07936
(201) 887-1117

Fax: (201) 887-5170
Video and VGA-NTSC adapters:
Your local computer store.


49 Very Usefu
420 Modertely Usefu 42 nat Usefu


- Are you looking for information?

Obtain unbiased information about how to install and use all types of home automation systems from our books and Intelligent Home video tape series.

- Are you looking to identify sources?

Call our toll free number for a list of sources for any type of home automation dealers, products, or services.

## Are you looking for marketing assistance?

List your products and services in the Home Systems Network database and let us tell the world about them through our books, video tapes, television shows and referral services.

got an interesting letter lasi week from a long-time HCS II user. He started oul by telling me how he had added X- 10 control of his pool pump, attic fan. house ventilation system. and most lights. He had motion detectors. float-level sensors. door contacts. and so on connected as HCS inputs. He had the ADCregistering various temperatures and even monitoring the battery-charging circuit. Like the real Circuit Cellar. there wasn't much you could do around there that would go undetected.

He even joked about the fact that hc almost wrote me once to complain about the HCS's "bad something." Apparently, he was monitoring and recording the run time on his oil burner and comparing usage and deliveries to compute the cost and performance. The HCS record suggested that he was using about 200 gallons per hour during one week!

In truth, I would expect someone to w-rite a letter to me about an HCS that logically concluded that heating his house costs more than the average shopping mall.

Realizing too that this was a little strange, he anal? zed the options. Was there a leak? Was the oil man delivering less than the invoice record? Were these someone else's delivery bills? Where's the oil going?

Logically speaking, burning 200 gallons in one hour would cause a house melt dow II. Forget that. Even at the correct rate of $1.7 \mathrm{gal} / \mathrm{h}$, surely he'd notice an oil burner that ran 118 hours out of a 168 hour week. The only logical conclusion was that either the delivery and consumption records were flawed or some oil was not making it to the burner.

It's amazing what you cando with an HCS al hand. Endaunted. he simply changed the XPRESS code for a few of the things he already had on the system. He reaimed an outside motion-controlled flood light (with the flood light unscrewed) to point at the oil-tank lill pipe. With a pieceol bubble gum stuck over the daylight

# HCS Hard-wire Control: Back to Basics 

sensor, the detector now worked day or night, sending an X-10 rode whenever it sensed motion. If he was home, the HCS rang a chime so he could go watch. If he was out, the HCS turned on the power to his camcorder. which was aimed through a window at the filler pipe.

To make a long story short, the oil was being delivered properly and his oil burner was running at normal consumption. The loss was eventually attributed to a disgruntled neighbor who was using a 40 -foot hose to siphon the oil into his own tank. Gotcha!

So much for the Sleuth 101 class. My reason for describing this caper is not to point out new uses for thr IICS so much as it is to demonstratr the knowledge level of the user involved.

Applying real home control takes brains. Lnfortunately, within an expanding universe of knowledge, it is impossible for any one person to know every thing. Especially when it comesto computers and applications. expertise is becoming quite diverse. and some of us are just hardware types forever:

The real danger comes from guys like me uho know a little about a lot of things. When I am in charge of determining the level of documentation for complicatedsestems. sometimes I have a tendency to ignore being explicit about simple technical facts that seem so obvious that "surely the user must already knou."

Considering the expertise of the guy I just described. especially using his IICS to catch a thiel. I was floored when at 1 he end of his correspondence he askrd me why a siren and 12-1 flashing-xenon light he bought from Radio

STEE CIARCIA

TheHCS II accomplishes las of goalserse of use eregy saings, searity, and atartion Ht , yalve gt to knowhowtonakecomedians torealworld deices for it to be effective For this, Stere takes us badk to the basics, revindng us of how to do fur denertal herduwired comectiars.

Shack didn't seem to work when connected to the BUFTerm outputs.

Obviously, in our determination to protect the TTL I/O of the supervisory controller, we hadn't been explicit enough about the use of direct drivers and huffered receivers. Virtually all of his output controls were X-10; he hadn't used any direct-wired outputs. To
ask why a BUF-Term output can't directly control a high-current device like a siren implies that he views these lines to be in the same category as an $\mathrm{X}-10$ control. Rut, they are quite the opposite.

I can only presume that a mere statement of specification is not enough for some. People learn to use hardware best through example and application. Only through concrete example do you learn the nuances of inductive loads, snubber networks, transient suppression, line losses, peak currents, and so on. Because nobody can be an expert in evervthing, many readers may not have experience in directly controlling real-world der ices. I shouldn't presume anything.

In an attempt to fill the void, I'm going back to basics. From the HCS's digital I/O connector out, I'll try to explain the ramifications of real-world connection. Also, because I hare received many inquiries about adding a watchdog timer to the HCS, I'll address how to do that too.

## IVTERFACING 101

With no expansion boards added, the basic HCS II and the HCS II-DX configuration has three forms of onboard control I/O: 8 -channel ADC, RS-485 network. and 24 bits of parallel I/O. Thr parallel I/O comes from an 82 C 55 PPI configured for 16 inputs and 8 outputs.

CMOSTTL is virtually never used by itself as an external-control connection because it is extremely susceptible to out-of-spec voltages and transients. CMOS TTL has a basic voltage range of $\mathrm{O}-5 \mathrm{~V}$ and is only guaranteed to drive about $1 \mathrm{~m} /$ of load. In addition. any voltage greater than 7 V or less than -0.7 V is usually quite lethal.

Unless these ports are used to connect to other TTL-compatible logic, they need special protection and amplification when connected to external real-world deviceslike
pumps, bells, indicator lights, door contacts. and switchrs. The function of the BUF-Term board and other HCS parallel interface boards is to provide that combination of protection and power.

The term used when providing protection to an input is called buffering. On the BLF-Term board, we use a common RS-232-to-TTL receiver as the input buffer. Shown schematically in Figure 1, the MC1489 (SN75189A) chip can withstand an input range of $\pm 30 \mathrm{~V}$ while converting it to a $0-5$ V. TTL-compatible output. Considering the discrete resistors, diodes, and transistors required to devise similar security. thr 1489 provides considerable protection at nominal cost. For an HCS oprrating on 12 V. these bufferseasily protrrt the system from reversed connections. shorts, and so on.
closes, it forces that output off. The BUF-Term inputs ran therefore accommodate both contact closures and wide-range voltage inputs.

Since virtually all the input sensors. switches, and devicesused on the HCS employ isolated contact closures, there is little concern that input control interfaces like the BLF-Term are common grounded. For commercial applications or assorted discrete voltage inputs not sharing a common ground, a 24 -channel.optoisolated input interface called the $I D I-24$ is available. Designed primarily for commercial use with SpectraSense 2000 (seesidebar for details), the IDI-24 requires a BUF50 I/O-expansion adapter to use it with the HCS 11 or HCS II-DX. Since noncommercial applications rarely need isolated inputs. I won't discuss them furthrr here.

OK, now you know not to use TTL by itself, and you know that thr input buffering on the BUF-Term offers both voltage protection and a current source for contact-closure inputs. With the exception of people who make three turns around an arc welder between the door contact switch and the BLF-Term input, these connections are remarkablv foolproof.

The exprrssion buffered inputs typically implies voltage-activated inputs. As such, dry-contact closures such as motion detectors, switchrs. and door contacts, which produce no voltage, won't work directly. This extra feature is effected by adding a pull-up resistor on each input to force all open inputs on. When a contact closure across onr of these inputs

Figure 2: The DC drivers inside the 2803A (a) used on the BLF-Term board facilitate connection of external relays and indicators (b).



Photo 1: As an alternative to the BEF-Term, HCS users can now choose to use the Relay BLF-Term.

## OUTPUTS

Many HCS users. who want to control things, primarily think of
lights and appliances connected via X-10 modules. Yes, the HCS does support both X-10 transmission and reception, hut it also
controls devices via direct, hard-wired outputs as well.

When connected to a BUF-Term board, the ICS's CMOS TTL output port is converted into right $50-\mathrm{V}$-compatible, DC-driver outputs. Depending on the currents involved, these drivers can power indicator lights, beepers. small motors, and relays.

Whether you use hard-wired conneclions or $\mathrm{X}-10$ is ultimately an issue of control reliability. Whether you can use the BUFTerm's driver outputs directly or add large relays depends on how much current is being switched. How you negotiate between these issues depends on your control methodology.

In XPRESS. the HCS can employ either open- or closed-loop control methodology. In an open-loop system, you merely issue a control command and presume that it happens. In a closed-loop


Figure 3a: The Retay BLF-Term board includes both a 26 -pin interface for use on the original HCS and a 50 -pin interface that matches the one used on most solid-state relay module backplanes.
system, you issue the command and a return signal verifies the consequences of carrying out that command.

Of course, there is no black-and-white dividing line for choosing between methodologies. Each control case requires a value judgment. The real issue is the robustness of the control connection and the importance of the control event.

If you just want to turn on a table lamp when someone enters a room, a simple open-loop command triggered from a motion detector suffices. Using an X-10 lamp module makes the control output both easy and wireless.

The downside to X 10 is that it is neither robust nor $100 \%$ dependable. We probably wouldn't care if an X- 10
controlled light came on accidentally or not at all-a situation that can occur. In my opinion, this is why $\mathrm{X}-10$, when used by itself, should be reserved for noncritical situations.

Eventually, you'll want to use your HCS to control something important. If instead of a motion detector and table lamp our control involves a pump motor and a pair of float switches, the consequences could be different.

First, you cannot presume when you send an X-10 command that it actually gets there! X-10 transmissions are easily trampled by vacuum cleaners, oil-burnes transformers, fluorescent lights, and other high-EM1 generators. Just because you command appliance module E5 on doesn't mean the pump attached to it actually will turn on. An even worse condition might be that the on command worked, but the off command didn't. Leaving a dry pump running is not desirable.

Even closing the loop by sending back a "pump on or off" signal only makes X-10 slightly more dependable. Interference that inhibited the initial command may persist. Sometimes X-10 codes just don't get there.

For important outputs, direct hardwired control is the preferred method. X-IO is inexpensive, but a hard-wired relay directly controlling the pump is a surer connection. Because a hard-wired connection is also more robust, a closed-loop on/ off confirmation is less needed since thrrr
is virtually $100 \%$ activation surety. Using direct-wired control, the pump should turn on and off infallibly.

Once you've made the decision to use direct hard-wire control. the only issue is the interface connection itself. The BUF-Term gives you eight


Photo 2: The ROB4 board high-current AC/DC IICS relay-adapter board can be used in applications that require a more robust interface.

outputs. These outputs are conditioned through the UNL2803A Darlington array driver shown in Figure 2. Each output can sink 175 mA at 50 V when all are in use. You can sink 500 m A if only one is being used.

Please note that I have referred to these drivers as sinking. not sourcing, current. The UNL2803A has an open-collector inverted output. In XPRESS, w-hen you command output 5 on, that output line is pulled to ground through the driver. The load (indicator light, relay. buzzer, etc.) is connected between the positive side of a common source voltage and the driver's output line (each output can have a different source voltage provided they all share a common ground). When the driver turns on, it acts like a switch on the bottom of the load, completing the circuit path to ground. The only limitation, as I said, is how much current canbe pulled to ground.

The siren and xenon flasher mentioned earlier take 3 _A and 1 A at 12 V .respectively. Since thov are well above the peak $500-\mathrm{mA}$ drive rating. it should be easily understood why neither can be connected directly to the BUF-Term.

To accommodate greater load currents, we add relavs. The BLF-

Term output can be used to drive a relay coil, and that relay's contacts control the load. The typical, lowcost relay has a rating of 3 A at 28

Photo 3: The watchdog circuit shown in Figure 6 fits neatly on a small piece of perfboard.

VDC and 2 A at 240 VAC (resistive load) with coil currents of $40-60 \mathrm{~mA}$. Controlling the siren is merely a matter of adding a small relay. Controlling a water pump requires a larger relay, perhaps 8-10 A. As long as the coil current fits within the 2803 A drive spec, there is no difference in the connection. Note that higher coil voltages require less current. If you draw too much current with a $5-\mathrm{V}$ coil, switch to a $12-\mathrm{V}$ device.

## PACKAGED SOLUTIONS

I don't want you to think we left you entirely on your own. The configuration of the HCS and BUF-Term is meant to be economical. The BUF-Term was designed so that you could easily add an external relav when required. However. if you ultimately have to add eight relays for your application, you might be asking why we just didn't do it in the first place.

## New products from PARKS

he organizers of Habitech, The Home Systems Trade and Training Show


## Know the market!

The Business of Home Automation will address the market on home systems for those who plan on becoming a dealer/ installer, or are already a manufacturer or home builder.

## Applications and markets.

Some of the systems covered in this report are HVAC, advanced controllers, entertainment, in- home networks, basic controllers, and lighting.

## Comprehend the structure!

$X$ - 10 technology has been around so long, many think they know all of its capabilities. For the first time, a comprehensive report on X- 10 Ltd . is available, explaining not only its corporate structure, but also its technology.
Call for special pre-published prices. (800) 727-5711

## Coming in 1995 . . . <br>  <br> The Home Systems Trade \& Training Show

## Mark your calendars now!

The third annual Habitech, Trade \& Training Show will be held May 17-20,1995 in Atlanta, Georgia. Contact Judy Brendemihl at (800) 727-5711 for more information.


Figure 3c: The input section of Relay BLF-Term board uses the ubiquitous 1489 RS-232 receiver chip to provide a $\pm 30-\mathrm{V}$ input range.

Actually, we do (see Photo 1). Figure 3 is the schematic of the Relay BUF-Term board. It connects to the HCS's PPI the same way as the straight BUF-Term and has 16 buffered inputs. Instead of open-collector drivers, this board has eight SPDT relays with the ratings I've stated. A siren or xenon flash is easily accommodated by the 3-A contacts. An additional advantage of the Relay BCF-Term is that all inputs and outputs have LED status indicators.


PORT A\&B INPUTS

While the BIJF-Term is more economical, the Relay BUF-

Term offers easier output control. Mechanical relay contacts don't care about polarity or whether you are switching AC or DC current. If our oil-burner guy had the Relay BUF-Term, his siren and flasher would have been easily accommodated, even though he wouldn't have known exactly why.

There is also another alternative if you only need a few relays. Especially when you
needmore than 2 A , you can use the ROB4 adapter board (see Photo 2). Shown schematically in Figure 4, the ROB4 is a 4 -channel. high-power relay adapter board. The ROB4's relays are rated for 10 Aal 240 VAC. Each relay is individually controlled by a BLF-Term driver output. The ROB4 also provides awitch-selectable polarity and LED status indicators.

## IICS-CONTROLLED AUDIO

After making the case for HCScontrolled relays based on their improved reliability over X- 10 in critical situations, perhaps a more enlightening example might make a better recommendation.

I was in one of those audiophile shops recently ordering something.


Figure 4: The ROB4 high-current relay-adapter can be used in applications that require higher switching currents.


Figure 5: The Circuit Cellar HCS-controlled audio system uses the HCS as the brains to automatically switch speakers on and off in occupied rooms. The HCS can also select the audio source and adjust the volume remotely.

During the conversation. they mentioned installing a whole-house stereo-speaker switching system as part of a large home-theater installation. The switcher was an off-the-shelf commercial unit. which used wall-
mounted. push-button panels in various rooms. The panels activate the system, make the audio selection. and set volume. It definitely sounded like a fine installation, but 1 nearlv choked when thev said it cost S 14,000.

Wait a minute. Play a little music? Switch a few speakers? Fourteen grand? No way! Hang a few relays on the HCS and 1'11 bet we can do it for a couple hundred easy.

Well, don't hold me to the price, but adding automated audio control to your HCS


Figure 6: The M\X69]-based watchdog timer circuit has a heartbeat period set for 6 s .
is a relativelytrivial hardware exercise and costs considerable less than $\$ 14.000$.

The humorous consequence of installing such a svstem is revealing, however. I can save $\$ 1000$ a year on computerized HVAC control. call the HCS and find out when the last car came in thr driveway or make the house look completely lived in while were away. All this description goes in one car' and out the other with most people. If I mention that the stereo follows me from room to room, it's suddenly like that E.F. Hutton commercial. Everybody perks up and listens. Perhaps I've been concent rating on the $u$ rong end of home control.

If only for a short time, perhaps now we hare everyone's attention. Figure 5 is the block diagram of the Circuit Cellar HCScontrolled speaker-switching system. I installed dedicated audio components for this svstem which arc not shared with other
listing 1 This simple XPRLSS ip ram toggles an output bit about oncepersecond

```
If Timer(0)=off then
    Timer(0)=on
End
If HCS_Heartbeat =off AND Timer(0)>=1 then
    HCS_Heartbeat=on; Timer(0)=on
End
If HCS_Heartbeat=on AND Timer(0)>=1 then
    HCS_Heartbeat=off; Timer(0)=on
End
```

functions. 1 dedicatedsvstem has the benefit of alwayshaving a predictable configuration (nobody messing with the knobs).

It basically consists of a $150-\mathrm{W}$ stereo receiver which is connected through four pairs of SPI'T relay (one for each left and right channel) io speakers throughout the
house and on the outside deck (more speakers could be addrd. but I didn't have any reason to). The relay board is an IDO-2424-relay expansion board. I used this large relay board because I also switch a number of sirens and sounding devices through it as well. You could use the eight re-


Figure 7: The intelligent microcontroller-based programmable-function watchdog timer takes such factors as AC power and target activity into account.
lays on a Relaı BLF-Term board il you were just switching audio.

Audio sources come from either a 6-disc CD player. integral FM tuner, or a 30 -channel. cable-company supplied, digital-audio receiver called Digital Music Express (DMX). The audio sources and the receiver can all be infrared remote controlled.

Operation is straightforward. An MCIR-Link (the IICS infrared re-mote-control synthesizer) is trained with the codes for the DMX converter, CD player, and FM tuner. To use the svstem. the HCS turns on the receiver and sources. sets an input channel (CD. DMX. or FM), sets the volume. and selects a speaker. Since I have motion detectors exerywhere.speakers can easily be selected wherever molion is detected. You can just leave them on after that or switch off a room if no motion is sensed for half an hour or so. Alternatively, you could use infrared receivers in other areas and control the svstemmanually or have the HCS set up listening areas.

Ispecifically chose an amplifier that could handle a low impedance of 2 . While the long connecting wires offer some resistive protection. it is possible to have four sets of speakers on at one time and a marginal amplifier might clip the signal. Since I don't even detect an audio-level change whenanv additional speaker sets kick in. the amplifier apparently has more than enough headroom.

I use a separate amplifier and speaker set for the Circuit Cellar itself. In the re-lay-switched system, all speakers are at the same volume. Because of the lavout of mv contemporary-styled home, this is in fact advantageous. However, w ith the Circuit Cellar being audio isolated from the rest of the house, the easiest way to have independent volume control is to use a separate amp. An X -10 appliance module turns the amplifier on and off.

Finallv. having an HCS-controlled audio system offers a new dimension to a security system. Consider queuing sound effects or a kodo drums Cl ) the next time someone pulls into the drivewav when thr alarm is set!

SpectraSense 2000
The SpectraSense 2000 is an all-in-one home and light-industrial control svstem designed for easy installation and maintenance. Four or fire of the more popular IICS componentswere combined onto a single board and put into a heavy-dutysteel enclosure to take the guesswork out of connecting together separate subsystems. This programmable building control systemmanages household circuits. appliances. and HVAC systems cither directl or remotely The system can be integrated with building control and security svstems such as HVAC controls, automated valves and dampers. securitrsystems and alarms, multimedia entertainment systems. and virtuallyany other building-automalion product.

The SpectraSense 2000 offers a wide variety of advanced control features. You can:

- use the board without a dedicated PC connection
- directly connect up to 24 contact closure-type inputs
- directly connect up to 24 buffered outputs
- directly connect up to 8 analog sensors (temperature. humidity. light level. etc.) using $8-.10$-, or 12 -bit resolution and gains of $1.2,4$, or 8
- enjoy 2-way X-10 power-line control
- generate, receive. and monitor telephone calls using a DTMF phone interface
- connect up to 31 network expansion modules over a single twisted pair up to 4000' away
- directly plug in other expansion modules such as voice output and additional digital I/O
program with XPRESS control language using a PC-compatible computer


## WATCHDOG TIMERS

An HCS installation is a classic case of "hurry up and slow down." The HCS operates at a million instructions per second, analyzing a static situation only to conclude it should logically do nothing. Until an event occurs or the static condition changes, not much happens. Of course, when that event occurs, you want instant action. You don't want to find out that the system has gone south when control is most needed.

Automatically monitoring an electronic system for basic operating integrity can be as simple as an added test routine or as complex as N $\Lambda$ SA's triple-redundant hardware and logical arbitration. The degree of automatic testing is predicated on the complexity of the systems being controlled and the necessity for their control maintenance.

While we might use the HCS to mess with the HVAC a little. this hardly qualifies as life support. In a basic HCS installation, it is reasonable for us to conclude that if it executes properly for one routine, it's operating properly- for all (presuming good code). If we write a routine that maintains an observable. repetitious pattern, then if that pattern stops, we know something adverse must hare happened. Frequently, simply resetting the machine is the solution.

We typically call the repeatable pattern a heartbeat. The circuit that monitors the regularity and timing of the beat is called a watchdog. Because we configure them primarily to look for any heartbeat within a measured time rather than a particular periodic waveform, watchdog timer is a more appropriate term.

Figure 6 shows a watchdog-timer circuit using a MAX691(see Photo 3). While you could glue it directly on the HCS processor board (without the relay and isolators), 1 chose to assemble the unit as an offboard watchdog. The walchdog function is enabled by activity on pin 11. If left open or high. the watchdog does nothing. The capacitor on pin 7 sets the watchdog period. Here, the period is set for 6 seconds.

Within XPRESS, you can $w$ rite a simple independent program that blinks an output LED about once per second (see Listing 1). The heartbeat is one of the BLF-Termoutputs. As long as something happens on that line within 6 s. the ' 691 will clear and watch again. If it limes out, the relay closes causing an HCS reset.

The reset relay contacts are best connected across the reset push button or reset

Listing 2: The BASIC code for the watch kennel uses print statements for testing purposes only.

```
100 REM Vat chdog Ti me-Rev. 1.0
105 REM Bit0 Pulse in, Bit1 Power Mbnitor
110 REM Bit2 Reset Once Switch, Bit3 Enable Switch
115 REM Bit4 N/ A, Bit5 Hold I ndi cat or
120 REM Bit6 Pul se I ndi cator, Bit7 Reset Rel ay
130 REM
200 REM Set up constants
205 N=30: REM N=Timeout in seconds
210 VAL=0
220 REM
225 REM
300 REM Check Bit3 Enabl e switch
305 A=PORT1 : REM Read swi tch i nput bit
310 PORT1=31: B=A.AND.8
320 IF B=8 THEN PRINT"Switch of f": GOTO 305
325 REM Conti nue if enabl ed
327 PRINT"Switch on"
330 REM
400 CLOCK1
410 Time=0: REM Start second timer
420 A=PORT1: REM Read heartbeat i nput
425 PORT1=95 : REM Turn on port 1 bit6
430 PULSE=A.AND.1: SW1=A.AND. 8
435 IF PULSE=VAL THEN GOTO 460
4 3 7 \text { IF PULSE<>VAL THEN VAL=PULSE}
440 IF SW1=8 THEN GOT0 305
445 IF TI ME>-N THEN GOTO 500
447 PORT1=31: PRI NT" Pul se"
4 5 0 ~ G O T O ~ 4 1 0 ~
4 5 5 ~ R E M
460 PORT1=31: PRINT"No Pul se", TI ME
465 IF SWl=8 THEN GOTO 305
470 |F TIME>=N THEN GOTO 500
4 8 0 ~ G O T O ~ 4 2 0 ~
490 REM
500 REM Wat chdog Ti meout
510 PRI NT "Ti meout"
5 2 0 ~ A = P O R T 1
522 C=A.AND.2
525 I F C=2 THEN GOTO 305
530 TIME=0 : REM Reset pul se for 3 seconds
540 PORT1=255: PRINT"Reset Pulse on"
550 IF TI ME<3 THEN GOTO 540
560 PORT1=159: PRINT"Reset Pulse off"
570 TIME=0
580 REM
600 A=PORT1: C=A.AND.4
605 IF C=0 THEN PRINT"HOlding": PORTl=63: GOT0 600
6 1 0 \text { GOTO 305}
```

header on the HCS. Because there are buffers between the processor reset pin and the reset line on the expansion bus, attaching the relay contacts there does not reset the system unless these buffers arc removed.

If the circuit in Figure 6 is a watchdog. then the circuit in Figure 7 is a watch kennel (see Photo 4). It does the same basic function-waits for activity and pounds on reset-but it offers significantly more programmability and user-controlled options. First, this unit is not a single chip.
 Instead. it is a complete RTC52 80C52-BASIC computer pro-
grammed to synthesize ' 691 funclions.

Without arguing how to protect the computer that's protecting the computer, let's just say that it's bat-tery-backed, ruggedizrd, and has its own watchdog. The reason I went to the more elaborate circuit is that as 1 expand my HCS system. timing becomes relative to the workload. If I use a network I/O module to provide the heartbeat, then the programming is executing through the processor, through the network communication

Photo 4: The watch kemel (top) and the IDO-24-based speaker switches (bottom) are all connected to the same HCS that runs the rest of the house.
lines, and then through the link itself. You could call it a compourid check. Once you involve the network. however. you have to contend w ith delavs as other links arc serv iced.

One of the other compounding considerations iii a mow expandedHCS system is the effect of power outages. While my system is battery-backed I hroughout, not everything controlled is. There are two sets of resel contacts so one set cango to othersys-


## SOURCE

The following are available from
Circuit Cellar, Inc.
4 Park St
Vernon. C'I' 06066
(203) 875-2751

Fax: (203) 872-2204
Internet: sales@circellar.com
ROB4-4R6X: Industrial high-current relay oulput hoard .......... $\$ 199$
HCS-RBUF-1K: HCS relay buffer board kit with 16 input buffers and 8 output relays
\$169
IDI-24: 24 input optoisolators for the HICS
\$239
IDO-24: 24 output relays for the IICS .................................... 5349


422 Very Usefu 423 Mbarately Usefu 424 Nt Usefu terns that also need resetting. During a power outage. I hold off the watchdog function. After power returns and is stable. I hit resel to sunchronize everything again.

Listing 2 contains thr BASIC code formy watch kennel. The P R I NT statements are simply for testing. All the LEDS simply let this watchdog know the system is working.

## IN CONCLLSION

For some people, the basics are boring. For others, they are a revelation. For the average HCS owner. I present this article as not hing more than areminder t hat home con 1 rol involves physical connectionsat some point and thr I ICS has a considerable number of options available. Masterv of the subject then is merelyablend of determination anti understanding.

Sleve Ciarcia is an electro71ic.s engineer and computer consultant with experience in process control,digilal design, and product development. Ie may he reached at steve.ciarcia@ circellarcom.

## At Home Control Có we know you'll just love us.

## All our cusfmers do.

 American Aerospace Corp. Morpheus Lights "U.S Dept. of Energy "Stratagene" MFS me. * Fanavision * Georgetown University Lew Conter Hoyels *AVA Desigh Group 'Federal Communications Commission 'Lutron * Motion Cameras Co. 'Staniey Tools ' Teledyne Brown Engineering eEs teevision 'KTVQ • WNND Radio 'WSLA TV' KMEG TV ' WLEX TV ' Good Morning America * Honeywell 'Aquadine 'Texas Instruments Martin Marieta " Dept, of Justice ' Alaska Governors Office 'City of Ashwille 'Hewlett Packard 'Wang Laboratories 'Intalligent Home Systems Toyota 'Enabing Technologies "CES News ' Smart Homes (several) ' Datavision 'Laserbeam Creations 'Microbit 'Museum of Nebraska History Fige Siation treg Eectronic interrors 'PerformaHome "New York Funging 'Westcom Inc. "Humnations 'Amana Refrigeration Inc. 'Saic N Sound Loshocton County Sherif Dept. Disney imagineering Wart Disney Engineering Gillman Buitaers. Intellitome ' Bell Canada Della Airlines Pensylvania Power \& Eipht • New Jersey Cump TV. NHC Wolist Church. Nei Square Foundation Gateway Stete Bank Alpha House "MDC Inc., Pensylvania Power \& Light 'New Jersey Cable TV • NHC Welfare Otfice 'City of Longview * Intracorp ' Computer Applications Journal" Cybertec
 Virginia Tech * Spokane School District 'EImhurst School ©isirict * New York University* State of Nebraska • Texas Tech University. CMC Orogam State * Oregeon State University * College America * University of New Mexico 'University of Maryland * John Hopkins Hospital • Montreat Childrens Hospital 'Gillette Childrens Hospital C W U Medical Centar + DMC Harper Hospital * Montreal Childrens Hospital. Eye Concultants. Rehah Dimensions * Plus Customers in Scotiand Columbia. Italy, Iurkey, Singapore Israel. Argentina. Japan. Mexico. Canada. United Arabic Emerates Australia. France. Jamiaca. Virgin Islands. Cayman Islands. New Zealand and other Customers Abroad.
Free Wholesale Catalog! ${ }_{24}{ }^{\text {cill }}$ Is. 1-800-422-4024

t didn't happen all at once. No. That would have been too easy. It had to take months to gradually manifest and several more weeks for me to become aware that something wasn't right. I should have seen it coming. The warning signs were all there: reduced output, lack of stability, even the inputs seemed wrong.

Then one black day. I finally realized what had happened. The design had seized up. Stuck, stopped, halted. No, I'm not talking about hardware or software-the design itself was hung. Or, to be more precise. the designer was stuck. Me, the self-professed expert of elegance. was defeated, done in by a common foe: creeping featurism.

1 learned an important lesson that day. When the same person does both the specification of features and the design of a project, a runaway feedback loop can develop that results in more features than it is possible to cram into the design. It's the old "it's hard to say no to yourself" routine. and it goes somrthing like this. You say to yourself, "Wouldn't it be neat if it did this?" And, then you answer, "Yeah, that would be cool!" Voilà, another feature is added.

We've all had a good laugh over marketing requirement documents. and routinely recite the 1001 ways to kill an unreasonable feature request. Hut, we're just not masochistic enough to use them on ourselves. Or, at least, I wasn't

So, what did I do? I got help. I talked to other people about the various features and ranked them in order of desirability. Then I restarted the design, taking the features in order. It soon became clear where to draw the line.

You might have guessed by now that the design I'm talking about is a user interface. How many times have you heard someone complain about how hard it is to program a VCK? Hut, do they ever say how it could be improved? Whenever someone says

## A Different Set of House Keys Making the Most of a Small Keyboard



Photo 1: The "ultimate" remote control allows not only manual control of in-home devices. but can be used to perform some programming as well.
that to me, I draw six buttons and a sevensegment display on a piece of paper. "Co ahead," 1 say, "Just how would you do it?"

## THE PROBI EM

I had a similar problem on a much larger scale: if it's hard to make a VCR that's easy to program, imagine designing a user interface for something that controls an entire house!

J田 FSTR<br>Desiging a randhald $\operatorname{IR}$ renote for doing general-purpose hone ato nation is m snall fect. J ff dsasses the design issues indved preserts sone qdiars, ad settles ona se of fetures for the "Utinæte" renote

Home automation is all about controlremote control, automated control, unified control. Beyond that, home automation is a very personal thing. What individuals want controlled and how they prefer to wield control is unique to each, person.

Some people prefer table-top buttons. others want wall-mounted switches, and a few like telephone interfaces. But, the most popular method of control is the wireless, hand-held remote control. (You may insert the appropriate gorilla grunts here. It's a myth, you know, that virility is directlv related to the number of buttons on a remote control. Virility is related to how many things a remote can operate!)

I was designing the ultimate remote control (see Photo 1). I wanted users to he able to:

- use the remote control like a universal remote which controls a TV, stereo. VClR. and so on. (The remote control transmits RF to a console. The console actually does the infrared emitting.)
- send simple X-10 commands from the remote to control other appliances. (Again, the base actually transmits the $\mathrm{X}-10$ commands.)
- execute complex programs with a singlebutton press
- choose which keys would perform which functions
- program complex functions through the remote. (l was trying to cater to the armchair programmer.)

How in the world could I cram all this into a small keyboard? Even with sophisticated users. it was difficult figuring out.

Sure, it's easier to write big hairy programs on a PC and download them to your whole-house controller. Rut. it turns out that most user needs are not complexmerely numerous and impossible to identify all at once. Why force the user to go boot up a PC, connect the controller, load the program, and so on when there are theoretically enough keys on the remote to do it from an easy chair? Besides, not everybody has a PC available at all times.

After consulting with my colleagues, we boiled down our needs into these requirements. We wanted:

- user-assignable keys which enable users to set the system up so that single-use kcvs would issue infrared commands (working


Figure 1: a) If you are primarily concerned with limiting the number of buttons on your remote, buttons can be programmed to offer different capabilities depending on which bank (or mode) they are in. b) As an alteruative, each bank can have itsown reserved key. While this has the advantage of single-button pushes to select a bank, it does require more keys. With either design, it is important to remember to use LEDs to indicate the current bank.
justlike a universal remote control) or run their programs.

- punch-in numbers (we call them II)s) and the ability to select one of a dozen func-


Figure 2: The Aux option provides a more complex sel of keys for programming and other multikeystroke operations. Although the average user would find this netherworld intimidating, it offers the pro-

tions so operate on these IDs. T'o do this, we needed a way to deline the ID)s using infrared codes, X-10 addresses, programs. or groups of other l1)s.

- let the user define programs from the remole. This was the hardest part lodesign. The programs were written in Common Application Language (CAI), part of the CEBus specification, and we had identified over fifty functions that the user could access.
- theability to run programs based on externalevents such as received X 10 codes and specified times.
- to allow multiple mappings of keys so thatusers could change their layout on the fly. and so multiple remote controls could have different mappings.

During thr design, we tried a lot of different ideas. learned a lot about embedded-svstem user interfaces. and even more about I he people that useand complain-about them.

II' you are doing a project that has morefunclions than you want io provide individual keys for, here are a few ideas that may be helpful.

## How MAvY KEYS?

You should hare enough individualkeys that the user can perform the most common operations with a minimum of keystrokes. This means a single keystroke for commands with no arguments. (-Arguments are usuallv numbers such as times, addresses. etc.) If a command requires one argument. make sure that just the numbers antit the command nerd to beentered. If a command takes multiple arguments.asingle key should be used to separate the arguments.

Let's say that youidentify six commonlv used commands. and that each command can havezeroor more numeric (decimal) arguments. $Y$ ou need a keyboard with ten digit kevs. six command kevs.anenter kev to separate arguments. and probablya cancel key-that's at least eighteen keys. We"ll look later at a moreaccurateway to estimate the number of keys you'll need.

But. the keyboard does not have to hale a separate key for each function. Calculator manufacturershave
been doubling up keysforyears. Designing suchauser interface ma! scem simple-if vou've never done it. Sure the firmware is straightforward. Hut. designing the lavout can fry your brain! live been there.

The problemis.oddly enough. ton much freedom. A sixteen-button key board has 65,536 possible four-kevstroke operations! Before youstart assigning kevs. you must impose some order to the keyboard. We ll look at severaltriedandtrue way to get a lot more functions out of each key, while still imposing enough orderthatallfunctions remain accessible.

But. hack to thr basics. Wewere designing a remotecontrol for a whole-house controller. A remote control is nothing mow than awirelesske! board-the same problems apply. Much of the time. this keyboard (even though it transmits RI) works like your intraredremole control. So. it needed enough keys to makeadecent TV remote. In another mode. the user could enter arbitrarily complex commands into the keyboard. We needed numeric keys.10-15 function keys, afew svntax kevs. and some kevs that would let us access mow esoteric


Figure 3: The shill key changes the next hey pressed. It isessential to remember. howerer. that the slift key may only be appropriate for some banks. and you do have the option of a double-shilt key.
functions. Thirly-I wo is a niceround (albeit nerdy) number. Thirty-two keysalsoseemed adequate for an infrared remote control.

If vouhavemore functions thanvou have keys. you canproride different modes

## New

Information Special Price! $\$ 69^{95}$ -

## Hands-on info for CEBus automation.

## Uses the CEBus standard!

This manual provides detailed instruction on the backbone wiring that will interconnect the electronic home of the 90s.

For installers of all types, and all applications. Emphasizes CEBus and its application for security, entertainment, lighting, telecommunications, and energy management. Designed for on-site use, with clear, easy-touse instructions, including graphics and diagrams. It reveals "insider" information on how to wire for current and future automation products and services.

## Available now!

The Installer's Reference Guide to CEBus is $\$ 69.95$. To order, call Parks Associates at (2 14) 490-1113, or toll free (800) 727-5711.
or "banks" for the kevs (see Figure la). Similar to thr caps-lock kev on a computer keyboard. you reserve one key that permanently switches thrmcaningof the remaining keys. Just as the caps-lock key has an associated LED.vou should prol ide an indicator that shows the current bank setting. Alternativelv.as Figure lb shows. you can reserve one kevtoselect each of the poai ble hanks. 'This usesmore kevs.butensures thatothet hanks are never more than a singlekeystroke awav.

To simulate at least three infrarrd rcrnotr controllers. we needed three hanks of simple single-function kevs. The user could program each key to issue an infrared code or execute a stored program. Our fourth hank provided a more complex set of kevs for programming anti other multikeystroke operations which we called the Aux hank. Rather than reserve four keys to select thr hank, weusedone ketasa hank-w itch key. Each press advances the current hank b) one. 'Turning on one of four LEDs shows the current bank.

On this remote. users would likely leave the keyboard in one of the infrared simulator hanks most of the time. If thev wanted to perform some quick command in the Aux hank. thev would:

1. Look at thr hank indicator.
2. Press the bank ke, up to three times
3. Perform the operation
4. Change hack to the original hank

So. one kev is reserved in all banks that temporarily switches the remote to the fux hank (see Figure 2). Aux bank commands arc structured with a definitr ending so thr user can press the Aux key in any bank and tupe in one Aux bank command. Then. the kevboard reverts back to the previously selected hank.

This functionalitv has the additional advantage of making thr documentation easier to write. Instead of having to write "Make sure the kevboard is in the Aux hank (see the procedure on page xx.), then press 'I' 'On.." youcan write "Press 'Aux' ' 1 ' 'On'." Mind you. documentation would also be simple if vou used a separate key to select each bank.

Another way to get double duty out of each key is with a shift key (see Figure 3). However. thr shift key mayonly be appropriatc for some hanks. On a standard keyboard. the shift key must he held down

| Line |  |  |  |
| :--- | :--- | :--- | :---: |
| Number of... | Description | Count |  |
| 1 | Common function keys | Various | 14 |
| 2 | Digit keys | 0 through 9 | 10 |
| 3 | Syntax keys | Enter, Begin, End, Var | 4 |
| 4 | Shift keys | Shift | 1 |
| 5 | Keys common to all shift states | Cancel | 1 |
| 6 | Bank change keys | Bank | 1 |
| 7 | Keys common to all banks | Aux | 1 |
| Total |  | 32 |  |

Table 1: A critical step in denigning a remote is mapping the kevs. The numbers in the Count column indicate the options available on the remote we designed.
while voupress another key. This type of shift ker is usuallı a little morr expensive to implement and. on small key pads. is not usually ergonomically sound. Thus the shift key on nonstandard keyboards is usuall, implemented as a separate kev press. It seems that most people have grown used lo this with calculators and similar devices.

You can also have double-shift kevs. where the user presses the shift kev twice before the function kev. Thisgives more functionality while not using any extra keys. Analternative to thr double-shift key is a second shift key. Mycalculator actuallv has three shift keys:brown.red. and whith. Legendsabove the otherkeys are printed in these colors.

Often. an indication of the shift state is provided. If the shift key is pressedinadvertently. pressing il a second (or third) time cancels the shift. Vote that the shift mode automaticall, turns off wilh thr next kevpress. (A shift that stavsactive until canceled is more like bank selection described above.) The shift key(s) might onl, beoperational in certainbanks. so vou don't have to give up these keys in other banks.

Because of a rich programming language. we ended up with more than 64 functions and numeralsneeded in the Aux bank (see Figure 1). Weopled for the shiftand double-shift-key method of accessing thrse functions. We pulsome things in the Aux bank as unshifted key: number keys: syntaxkeys such as enter.begin. end, and cancel: the shift key; and the most common function keys. Weplaced thr lessfrequently used function keys in the shifted versionol the keys.and rarely used functions in thr double-shift slots. So what if the Bitwise Exclusive Or is three keystrokes awav? General users won t care because Wh they never USC it. and hackers will appreciate that it's there at all!

One lesson we learned thr hard was:make sure , our cancel or clear kev works in all shift states and that it resets the shift state. Otherwise, the user doesn'thave a foolproof way to get the kevboard hack in a knon $n$ state.

We also found out two things about people versus keyboards:

1. People are always terrified that they are going to press the wrong button and wipe everything out.
2. People are always pressing the w rong buttons and wiping evers thing out!
(Atleast one thing about user interfaces is consistent!) We combatted this prohlem in three ways:
3. We made the keys that modified the setup, shifted keys. That way. it would he more difficult to accidentally modify the setup.
4. We added a way to lock all functions that modif! the setup. Once locked. the user could not modify the setup without first entering a password.
5. We removed any possibility, even with a password. that a kev board key press could invoke the "memorv clear" function. We finally decided to make this self-destruct function require the user to insrrt a special plug in the rear of the unit. We thought about doing a "hold this kev down for ten seconds while powering on the unit" kind of thing. But, we enrisionrd someone sitting on the remote control during a power outage, the power comes hack on and....

Heed this advice: make it difficult to change setup parameters and nearly impossible to clear or resel all the parameters at once. Your users will appreciate it (in the long run) and your technical support people will appreciate it at all times.

Whilethe maxi-mega-remote is fine for thr power-craving technoliterate and average five-yearold. a large portion of the population remains keyboard challenged. For these folks. we provide a ten-button remote. No hanks. no shifts.and you can't write programs on it. But you can (from the other remote) set up each kev to run any program or infrared code.

## CALCULATING KEY COUNI

Here"s how you can calculate the numhrr of keys you need. If vou have
multiple hanks. do the calculation separately on each hank. Thr descriptions and counts in Table 1 represent our specific: implementalion.

Given the above numbers, you c a n then determine how many shifted keys you have to work with. Simply add lines 1. 2, 3, and 7.

Total shift functions available $=$ $\mathrm{L} .1+\mathrm{L} 2+\mathrm{L} 3+\mathrm{L} 7$

In our case. there arc 29 total shift functions.

To get the total numhrr of functions available, multiply this number by the numher of shift states you will support ( 1 for single shift. 2 for a double shift, etc.) and add line 1 .

Total functions a a ailahlr $=$
$((\mathrm{L} 1+\mathrm{I} .2+\mathrm{L} .3+\mathrm{L} 7) *$ Shift states $)+\mathrm{L} \mathbf{1}$


Figure 4: By switching to the Aux bank. the 64 functions and numerals needed for programming a whole house are available.

In our case. using onlv a singlr shift would allow 43 functions. which is not rnough. A double shift, however. prov idrs 72 functions.

## COMMAND FORMAT

You may he asking yourself n hat syntax keys are and why you need them. II you're really astute, you're also pondering the relative mrrits of prefix-versus-postfix notation.

Suppose I want 10 turn on light number five. (I could assign this function to one of the programmable keys hut, for this discussion, assume we're doing things "manually.") In prefix notation. 1 press:

$$
5 \mathrm{On}
$$

Since the arguments are entrrrd before the command. the system can execute the command when I press On. If I also want light seven on. I press:

5 Enter 7 On
However. if 1 use a postfix notalion. I press:
On5 Enter 7 End
As you can see. the postfix notation involves an extra keystroke.

Which notation is better? 1 performed an informal survey of both people and products and discovered the following:

- Average pcoplr are pretty much evenly split on their preference. Programmer types (being particularly unaverage when it comes to evaluating technology) tend to prefer postfix.
- Products are also evenly split. (For every prefix user interface, I found a postfix version.) Amazingly, some user interfaces don't seem to be one way or the other. The) are a hodgepodge of random suntaxes!

1 also learned that everyone had a preference, one way or the other, and upon such strong feelings have truly nasty wars been fought. 1 urge you to get this issue behind you as quickly as possihlr.

I don't want to be accused of starting any religious warshere, but let me throw in my two cents' worth. After a very lively drhatr. my design groupdecided that prefix notation was more appropriate for what we
callimmediate.one-function commands. Since the most frequently used commands involscone kevstroke for the argument and one for the command. saving an extra End keystroke is significant.

But. since most programmers prefer postfix notation, weopted to use postfix for programming. (Actually-. we weren't given much choice since CAL is a postfix-bawd language.) But. we discovered an elegant way to allow prefix notation for singlecommantis! In its quest for terseness, CAL introduce the concept of a"default command." If arguments are encountered without a preceding command, the defauli command is executed on $t$ hose arguments.

Our elegant contribution involves two steps:

1. Wedefined the default command as "current group." This commandsimply stores ils arguments for future reference.
2. We provided that many commands, when executed with no arguments. use thr stored currentgroupas their arguments.

The user can now type arguments. followed by a command. and I he command execules
on those arguments-exactly like prefix notation. The programming structure. however. remains universally postfix.

Whether the users appreciate this design construct remains to be seen. Bythe wav. CAL really works quite well as both a user interface anda programming language! It's somelimeshard to believe itcame oul of a committee.

## SL MMARY

Designing the lavout and sy ntax of a complexkey board user interface is ultimately all about priorities. You have to decide which features are most important and recognize that less-important features may not make it into the final design. Similarlv. you have lo ask which functions are most important. Less-important functions can be relegated to obscure multikev-stroke positions.

There is a definite sequence to laying oul keys on a keyboard. Failure to follow this sequence can result in a hopeless mess. First. you must have a firm understanding of $t$ he commandsyntax you w isti to implement. (W riting out manv examples seems to be the
best way to test and describe command syntax.) \ext, you need todefine any bank switch. temporary bank switch, and shift kevs you will be using. Go ahead and assign the key if you can since these will be among the most used keys. Then, youcan assign any syntax kevs such as the Enter and Cancelkey. Only when all this is done can you assign the other keys.

I got bogged down because I hadn't applied any priorities and because I didn't hare this design sequence spelled out. Vou that you know all the pitfalls. it's vour turn.

Jeff Fisher is president of HomeTech Solutions, ahome automation manufacturer and retailer in San .Jose. California. He may be reached at (408) 257-4406 or 71431.3343@ compuserve.com.


Find out how you can
add intelligence to any
home, at a cost that's
within your budget.
LIVING WITH AN
INTELLIGENT HOME will change the way you live

W ritten by D avid Gaddis, author of Understanding $\mathcal{E}$ Installing Home Systems

This VHS video cassette retails for $\$ 24.95$ plus $\$ 5 \mathrm{~s} \& h$.

It is being offered to Circuit Cellar INK subscribers for only $\$ 17.95$ plus \$4 s\& h (U.S.)
ORDER TODAY! D on't let this exciting technology opportunity pass you by!


Circuit Cellar, Inc.
4 Park St. • Vernon, CT 06066
Tel: (203) 875-2751
Fax: (203) 872-2204

ou know the fire drill. You ve just started a movie on the VCR and the phone rings. Should I or shou IdI not answerit.pause the tape or' ledit roll and hope to dispose of the call quickly? Is it animportant call from a friend or relative or just another annoying call from Megabank offering me a preapproved credir card...again?

Even if you have a telephone answering machine (and these days, who doesnt?), you still end up being distracted by 1 he ringing phone. After one hundred years of living with the telephone, it's astounding to think how little the basicoperation has changed-the phone rings, weanswer it. Its the human equivalent of a nonmaskableinterrupt (go on. just Iry to ignore that ringing phone).

So, as you restarl the VCRafter telling the Megabankrepresentative that you don't want anot her credit card, thank you. your mind wanders from the movie as you ponder this problem of the telephone. You th ink, "If I had a gadget that could screen mv calls. like a voice-mail system, I wou ldnit be interrupted unless I he call was urgent. The gadget could shunt off solicitors-"Telemarketers press 9 now'-and have passwords for friends sot hry could getihroughdirectly. It could be run wit h a PC."

Of course it sounds great. As the movie regams your atlention. you only wish that someone would make one of these.

## DSP TO THE RESCUE

While flipping through the pages of al)allas Semiconductor data book. we came acrossa chip that could make such asystempossible. Thel)S2132A Digital Answering Machine Processor from Dallas Semiconductor is a spe-cial-purpose DSP with a very useful mix of features. $\mathbf{t}$ is capable of voice compression and decompression. DTMF detectionand general ion, callprogress tone generation, and if I hal werentenough.itcan also make music (onalimited scale. anyway).

# Computer, Get That Phone 

## A PC-based Voice-telephone Interface

Of course. you pay for all I his capability with complexity of operation. The chip has twomaininterfaces: a PCMport that comects to a telephone COIDEC to transfer digitized voice data al the standard rate of $64 \mathrm{kbps}(8$ bits per sample $\times 8 \mathrm{k}$ samples persecond) anda Compressed Data (CD) port that exchanges compressed voice data.commands. and operating status with a microprocessor:

This article offers an example of the 2132 Aisbasichardware anti software design. You canuse $t$ his information as the basis of more complex designs including the "Telephone Wonder Cadget" presented in the introduction.

Bul. let's start with the hardware description before we get interrupted by the phoneagain.

## HARIDWRE

'The hardware is dividedinto iwo sec-tions-onearalog and the other digital. The $2132 \mathrm{~N} / \mathrm{COIDEC}$ combination sits between I he two sections wil $h$ analog voice on one side anti digitally compressed voice on the ot her. The analog sect ion provides the tele-phone-lineinterface and auxiliary analog connections. The digital sectionprovides the interface between 1 he l'CISA bus and the 2132人.

Figure I covers I he ISA bus interface including the combined CD port liming and interrupt-generation circuitry. Figure 2 presents a schematic of the analog sect ion, 21.322. and PCMport-timinghardware.


ROEFRT M LUZENSKI \& JACKIVEY
Pdart add Jak deem of viening a novie fre of telenakeing irterrup tiass. With the rew DS2132A Dgitd Answering Madire Proessor, the re alization of such a deemis morh doser.


Figure 1: $1 / 0$ ports on the 82 C 55 provide the main interface between the PC bus and the DS2132A. The 741.5173 generates the IRO and CDFS signals on the rising edge of the Master lrame Syne, and allows them both to be cleared under software control.

## ISA BUSIVTERFACE

The PC ISA bus interface provides parallel ports for communication with the 2132 A and control of the DAA. In addition, it provides the necessary timing signals for the CD and PCM portsandan interrupt signal, which can be set to one of three IRQ lines on thr bus. The parallel ports and timer are I/O mapped with a DIP switch to select the base address.

1/O decoding for the ISA bus must deal with the 10 least-significant address lines (A0-A9), the $1 / 0$ read (IOR) and write ( $10 W$ ) lines. and the address-enable line (AEN). A 74LS85 decodes the base address by comparing A5-A8 with the DIP-switch settings. A9 must be high for decoding to occur. The output from the address decoding enables a 74LS138, which decodes A2-A4. AFN must also be low to enable the ' 138 . This prevents actuation of the chip-select lines when a DMA cycle occurs on the bus. The resulting chip selects enable the 82 C 55 parallel I/O chip and the 82 C 54 timer.

Parallel I/O using the 82655 is straightforward enough. The hardest part is looking up which of the 192 operating modes to select, and we've already done that for you. The three 8 -bit ports on the chip (A, B, and C) arc all byte-wise configurable as either inputs or outputs. Port C ran also be split so that half the port pins are inputs and half outputs. In our design, port A controls the 21324 and is configured as an output port. A single bit of port $B$ is used as an input from the 2132 A . so port B is configured as an input port. Port C is dedicated to supporting the DAA and is operated in the split mode.

Well-behaved PC ISA bus boards do not make strange noises on powerup, take the phone line off-hook and scream nonsense into it. or generate interrupts without software loaded to handle them. To make our board well-behaved, we ensure that the 2132 A is held in reset and the in-
 terrupt line is disabled when the system is first powered up.

## TIMING ISEVERY'TIIING

Both the PCM and CD ports require frame sync and clock signals to control their operation. The signals arereferred to as PCMFS and PCMCLK in the case of the PCM port. and CDFS and CDCLK for the CD port. The basic: timing for the Cl ) port can be seen in Figure 3.

$$
\begin{array}{llllll}
\quad \text { consistsme one } & \text { f } & \text { oncle } \\
\quad \text { CDCLK } & \text { w } & \text { i } & \text { t CDFS } \\
\text { CDOCLKcycles of } & & & \text { transfer } \\
\text { thecommand/status). } & & & \mathrm{CD}
\end{array}
$$ port alt etogglesely

## There.

thaport is less complicated the
simultancously,
itwithout any effort on the part of the software.

The data sheet indicates that the Frame Sync and Clock pins from bot $h$


Figure 2: The DS2I32A/CODEC combination sits at the crossroads between the analog and PC bus interfaces, while the 74J S 161 and 74L.S74 provide timing signals for the PCM port.



Figure 3: The Compressed Data (CD) port transfers data between the DS2132 A and the PC: ISA bus.
ports should be tied toget tier. However, in actual practice the signals do not have lo be tied together as long as afew simple requirements are mel. These requirements are $t$ he PCMCLK frequency must be grealer than the CDCLK frequency, and that the PCMFS anti CDFS must occur within $2.0 \mu$ of each other. An application note available from Dallas Semiconductor deseribesthe Frame Syncand Clock requirements of both ports in greater detail than the data sheet, and also shows how to connect several CODECs from various manufacturers.

Fol our hoard, the CDCLK frequency is determined by ISA bus timing and low-level software, and the frame-svac requirement is guaranteed by the hardware \&sign. The software sets up the 82 C 54 timer to generate an $8-\mathrm{kHz}_{z}$ Master liame Sync (MFS) signal from the 16.0 MIIz Master Clock (MCLK) driving the 2132.4. The MFS signal thendrives separatecircuits lo (rigger both CDFS and PC MFS.

Figure 5 is a block diagram that illustrates the generat ion and distributionol these timing signals. The 2.0-
$\mathrm{MH}_{7} \mathrm{PCMCLK}$ is generated by the 74LS S 6 m set up to divide MCI Kby eight. ThePCMFS signal is generated with a $74 . S 74$ that has PCMCLK and CIFS asinputs, as suggested in the Dallas Semiconductor applicat ion note on CODEC interfacing. The designensures liming requirements for the PCMI'S are salisfied.

We use a 74 LS 173 to generate both the CDFS and IRQ signals. The reasons for this arrangement require some explanation. With IRQs, good ISA bus design demands that an IRQ line only be asserted when the device is actually being used. This allows more than one device to be connected to the same IRQ as long as only one is enabled at a time.

The 173 is a quad latch with tristate outputs. chosen to allow the solt ware to release the IRQ line when the board is not being used. The CDFS/IRQ *ENA line from port A of the 82 C 55 connects to the tristate control of the '173, and serves as an enable for both CDFS and IRQ.

When this enable lime is true. CDFS is active and IRQ is asserted on the ISA bus IRQ line selected by IPI. If lalse, CIDFS is pulled high by a resistor, and IRQ is left floating. In operation, both CDIS and IRQ are triggered by MFS. When i he interrupt rouline executes, it controls the exchange of data with the CD ) port bv driving CDCL $K$ and either writing to the CDOUT line or reading from the CIIIN line. The routine also loggles CDPS/IRQCLR lo rese $C D E F$ andIRQ during the transfer.


Figure 4: Inlike the CD port. the PCV port translers data in both directions at the same time with the mont significant bit first.

Figure 5: The $16.0-\mathrm{VH}_{7} \mathrm{VCD} \mathrm{K}$ is divided using an 82 C 54 timer and some LSTTL to generate the timing signals required by the PCM and CD ports.

A NALOG IS EASY (NOT!)
Actually, it always looks easy after you get it working right.

Our design has two audio inputs and two audio outputs. with the inputs coming from a microphone or the phonr linr (through the DAA), and the outputs going to a speaker or the phone linr (again through the DAN).

At firstglance, it seems that someswitching is required for the inputs. However. since the microphone input is intended to record prompts and messages when the phone is not in use, only one of the inputs is expected to be active at a time. This allows the two inputs to besummed instead of switched, saving some hardware and software.

The CODEC has two output pins, which can he used as either a single

differential outpul or as two separate ground-relerenced outputs. We used thr lattermethodio providr individual outputs for boththr D\Aand sprakrr. The CODEC output purports lo be a power output. but it can onl!drive a 300- load. While this is fine for the IN-1 XVI'T' input. it is not so good for the sprakrr. As a result. we addrd thr LV386
audio amplifier set for a gain of 20 , which nicely drives an 8- sprakrr.

The input to thr CODEC is an uncom-mittedop-amp with pins for the output and inverting input, and thr noninverting input tied to ground. This allows the gain to be controlled with the input and feedback resistors. It also enables more than one signal to be mixed using a summing junction.

| The | - Memory mapped variables <br> - In-line assembly language option |
| :---: | :---: |
| only | - Compile time switch to select |
| 8051/52 | $8051 / 8031$ or 8052/8032 CPUs |
| BASIC | Compatible with any RAM or ROM memory mapping |
| compiler that is | Runs up to 50 times faster than the MCS BASIC-52 interpreter. |
| 100 \% | Includes Binary Technology's SXA51 cross-assembler \& hex file manip. util. |
| BASIC 52 | - Extensive documentation |
| Compatible | - Tutorial included <br> Runs on IBM-PC/XT or compa tibile |
| and | - Compatible with all 8051 variants |
|  | - BXC51\$ 295. |
| floating point, | 508-369-9556 |
|  | FAX 508-369-9549 |
| integer, byte \& bit variables. |  |
|  | Binary Technology, Inc. |
|  | P.O. Box 541 • Carlisle, MA 01741 <br> Ey=x $x$ |



Figure 6: The CD port toggles between input and output on each successive frame

We took advantage of this capability to sum the microphone and DAA signals. Audio from either source is amplified and digitized by the CODEC. The input resistor network is set up so the microphone has a maximum gain of 20 and the DAI a maximum gain of 10. Additionally, pots on the input and output lines allow fine tuning of the various gains. and if needed, microphone power is supplied through the middle terminal of thr stereo plug.

## THE HARD W AY ISOUR IIOBBY

Sonic basic precautions are required when combining digital and analog circuits in a single svstem, especially if it will be inside a PC. An amazing variety of amusing warbles. whistles. and bagpipe sounds find their wav into analog circuitry if you're not careful. Those of us who spend most of our time in the digital world (or worse.software) alwavs have to find this out the hard wav.

Providing clean power and ground goes a long way toward eliminating most of thr problems. To that end. we ignore the $+5-\mathrm{V}$ regulated power coming from the PC bus. lnstcad. we power all the analog circuitr, from an onboard $+5-\mathrm{V}$ regulator attached to the $+12-\mathrm{V}$ PC bus supply. This eliminates the SO-m\ or more of ripple and hash caused by the switching transients from ICs. hard drives. and the like.

Additionally, we prov idr separate analog and digital return (ground) paths. which helps prevent digital-switching transients from creating a noise voltage on relativels small analog signals such as the microphone input. Analog and digital grounds are connected at only one point. We sprinkled $0.01-\mu \mathrm{F}$ by pass capacitors around the digi-
tal ICs. keeping them close to the chips. and making sure that the larger chips and clock oscillator got their vervown.

Finally, you mav notice that thr MOV (metal oxide varistor) connections appear to violate the separation of grounds principle. This is because the MOVs need to beconnected to a chassis ground point, such as the board's metal bracket. The good new is that this minor violation doesn't seem to add anv noise to the circuit.

## DS2132 A OPERATION

The softwarr accompanying this article prov ides a low-level interface to the hardware. This interface is intended to serve as
a foundation for P C -controlled voice applications. Most details involved in communicating with the 2132A have been handled. leaving the application software with the less-demanding task of operating on a functionallevel. We'll describe the routines in the lowlevel interface shortly, but first let's look at how to operate this beast.

Internally. the 2132A has two data paths, one for recording and the other for playback. The record path takes in digitized data from the PCM port and compresses it for output on the CD port. The playback path takes in compressed data from the CD port and uncompresses it for output on the PCM port.

Roth paths have a gain block that can be controlled with commands to the 2132 A . and only one of the paths can operate at a time. A loop-back mode is available. which takrs digitized data from the record path and inserts it in the playback path. replacing anything that would otherwise be coming from the play back channel. The loop-back path includes both thr record and playback-gain blocks. and has no effectont he record channel.

## CD PORT TWO-STEP

Compared to the PCM port, the CD port is fairly complicated. The


Figure 7: Interpretation of the CIFt bit depends on the current operating mode. The meaning of bits ()-t are determined the the value of the Dol bit.

Table 1: A summary of the command bytes supported by the DS2132A.

PCM port merelv transfers digitized data hack anti forth, hut the CD port mixes command. status. and digitized data bytes on the same port. In addition, unlike the PCM port, which works in both directions at thr same time, thr CD port toggles between input and outpulwith each successive pulse of CDFS. This significantly complicates operation of the port. requiring the software to go to some trouble to keep it all sorted out. Figure 6 illustrates the basic operation of the CD port.

There are three types of data bytes communicated over thr CD port. Command bytes

a) Operational Command Bytes

Mode Control Commands Special Mode Commands
08 Enter Loopback Mode
FF No Update 09 Exit Loopback Mode
04 Enter Power-Down Mode
05 Exit Power-Down Mode
b) Record Command Bytes

Record Commands
21 4:1 Compression Rate (16 kbps)
23 8:1 Compression Rate (8 kbps)
27 8:1 Compression Rate (Silence Compression) 10-I F-50 dBm through -11 dBm (step size varies)
c) Playback Command Bytes

Plavback Commands
$20 \quad$ 4:1 Compression Rate (DTMF Echo Cancellation Off)
8.1 Compression Rate (DTMF Echo Cancellation Off)

2A 8:1 Compression Rate (DTMF Echo Cancellation On)
d) Tone Generation Command Bytes DTMF Tones
80 DTMF 0 ( $941+1336 \mathrm{~Hz}) 90$
82 DTMF $2(697+1336 \mathrm{~Hz}) \quad 92$
83 DTMF $3(697+1477 \mathrm{~Hz})$
84 DTMF $4(770+1209 \mathrm{~Hz})$
86 DTMF $(770+1477 \mathrm{~Hz})$
87 DTMF $7(852+1209 \mathrm{~Hz})$
88 DTMF 8 ( $852+1336 \mathrm{~Hz}$ )
89 DTMF $9(852+1477 \mathrm{~Hz})$
8A DTMF A $(697+1633 \mathrm{~Hz})$
8B DTMF B $(770+1633 \mathrm{~Hz})$
8D DTM
8E DTMF * $(941+1209 \mathrm{~Hz})$
8F DTMF \# ( $941+1477 \mathrm{~Hz}$ )

9E

## Call Progress Tones

Dial Tone ( $350+440 \mathrm{~Hz}$ )
Busy Tone $(480+620 \mathrm{~Hz})$
Musical Tones
Musical Note A ( 440 Hz ) through G ( 784 Hz )
BC Musical Note B one octave higher ( 988 Hz )
94-9A Bright Musical Note A $(440+1320 \mathrm{~Hz})$ through G $(784+2352 \mathrm{~Hz})$
9B Bright Musical Note A one octave higher ( $880+2640 \mathrm{~Hz}$ )
Bright Musical Note B one octave higher ( $988+2974 \mathrm{~Hz}$ )
Other Tones
$1004-\mathrm{Hz}$ Tone
one
and tell the 2132 A what to do. Status bytes are outputs and provide status information from the 2132A. Finally. compressed data bytes can go in either direction and contain the actual compressed voice data.

## COMMAND BYTES

While there are over 100 individual command bytes, they can be classifiedinto four basic groupings. Operational commands control the basic: modes of the 2132 A . Tone-generation commands direct the 2132 A to output anv of a selection of tones through the play back path. Thr chip includes all sixteen DTWF tones, several call-progress tones. arid a selection of musical notes. Record commands control the gain and silence threshold of thr record path and select the compression rate and silence compression opt ions. Playback commands control the gain of the
play back path. designate thr compression rate of the data. anti select the DTMF echocancellation option. Table 1 provides a summarv of available command biles.

## STATLS BYTE

The format of the status bvte is illustrated in Figure 7. Thr status byte actually performst wo separate functions, depending onthe value of the DTMF Digit Valid bit (DDV. bit 6). Vormally. thr DDD bit is sel to 0 and the lower 5 bits of the status byle provide an indication of the energylevel of thr incoming voice signal. The interpretation of the energy -level field (I.O-L4) is shown in Table 2.

Ilowever. if a valid DTMF tone is received. 1 hrn DDV becomes a land the lowes 4 bits of the status byteare interpreted as the DTMF field (D) (0-D3) with bit 4 set to 0 . The Fax Calling Tone Detect bit (FCTD, bit 5) indicales w hen a faxcalling tonr is received. Fax
machines adhering to ITU-T RecommendationT. 30 transmit an $1100-\mathrm{Hz}$ tone for 0.5 severy 3.5 s to identify an incoming nonvoice call to the receiver. Thr soft ware can use this information to handle a fax call appropriately.

Finally. thr Compressed Data Frame Alert bit (CDFA, bit 7) indicates that a compressed data byte is neededor will follow. This alert is used during recording and playback. It is described in greater detail in the sect ions covering those modes.

## COMMAND BASICS

Using command bytes with the 2132.4 is relativelv simple. With the exception of thr $V_{o}-\mathrm{l}$ pdate command ( $00 \mathrm{H} / \mathrm{FFH}$ ), all commands need to br sentonlv once to become effective. Thr record, playback, and tone-generation commands continue to operate until another such command or thr Idle command(BLH) is sent. Thr various setting commands (record/playback gain.

| L4 | L3 | L 2 | LI | LO | Received <br> Enerav Level |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | $<-48 \mathrm{dBm}$ |
| 0 | 0 | 0 | 1 | 0 | $-45 \mathrm{dBm}_{0}$ |
| 0 | 0 | 1 | 0 | 0 | -42 dBm |
| 0 | 0 | 1 | 0 | 1 | $-39 \mathrm{dBm}_{0}$ |
| 0 | 0 | 1 | 1 | 0 | $-36 \mathrm{dBm}_{0}$ |
| 0 | 0 | 1 | 1 | 1 | $-33 \mathrm{dBm}_{0}$ |
| 0 | 1 | 0 | 0 | 0 | $-30 \mathrm{dBm}_{0}$ |
| 0 | 1 | 0 | 0 | 1 | $-27 \mathrm{dBm}_{0}$ |
| 0 | 1 | 0 | 1 | 0 | $-24 \mathrm{dBm}_{0}$ |
| 0 | 1 | 0 | 1 | 1 | $-21 \mathrm{dBm}_{0}$ |
| 0 | 1 | 1 | 0 | 0 | $-18 \mathrm{dBm}_{0}$ |
| 0 | 1 | 1 | 0 | 1 | $-15 \mathrm{dBm}_{0}$ |
| 0 | 1 | 1 | 1 | 0 | $-12 \mathrm{dBm}_{0}$ |
| 0 | 1 | 1 | 1 | 1 | $-9 \mathrm{dBm}_{0}$ |
| 1 | 0 | 0 | 0 | 0 | $-6 \mathrm{dBm}_{0}$ |
| 1 | 0 | 0 | 0 | 1 | $-3 \mathrm{dBm}_{0}$ |
| 1 | 0 | 0 | 1 | 0 | 0 |
| 1 | 0 | 0 | 1 | 1 | $+3 \mathrm{dBm}_{0}$ |
| 1 | 0 | 1 | 0 | 0 | $+6 \mathrm{dBm}_{0}$ |
| 1 | 0 | 1 | 0 | 1 | $+9 \mathrm{dBm}_{0}$ |

Table 2: Bits ()-4 of the status byte are interpreted as the received emergy-level field when the DI) Y bit is 0 .
silence threshold) are effective until changed by another such setting command. The NoLpdate command is the default command and should be sent when no other command is needed.

## TONE GENERATION

The easiest type of commands to use are the tone-generat ion commands. Figure 8 shows the exchange of command and status b) tes needed to generale tones on the playback channel. The 2132 A starts generating a tone when it receives the $t o n r$ command. Jo-Update commands can be used to control the length, and an Idle commandends the tone. That's all there is lo it.
and adjusting the gain accordingly using the record-gain-setting commands. Recording stops by sending an Idle command.

## COMPRESSION RATES

The 2132 A can compress 64 khps of voice data at fixed ratios of either $4: 1$ or 8: I. resulting in datarates of 16 or 8 kbps . These data rates can he reduced even further by applying $t$ he silence-compression option available with record commands 25 H and 27 H .

Silence compression works by replacing signals which fall below a silence Ihreshold wilh a code in the compressed datastream representing the period of silence. This results in a lower data rate because the silence code is shorter than the digitized data it replaces. No special effort is required for playback of data recorded with silence compression. Thr same playbackcommand controls normal anti silence-compressed data.

We will not go into detail about how to set the threshold value since it is transparrnt lothr low-level software interface presented in this arlicle. In fact. a careful read of the data sheet does not supply much enlightenment on the topic of silence compression either.

The onlv hint of information is contained in the "Command Byte Options" table which lists all thr command bytes arailable. There you find reference to recording al various rates with curious names such as premium. intermediate. standard. and extended.Standard arid extendedare thr recording modes that use silence comprrssion. The! comeattached lo the numbers 9.8 kbps and 4.9 kbps . and therein
lies a storv.
The key to using silence compression to reduce data rates is getling the proper setting of thr silence threshold. For best recording quality, the threshold should be set actively, based on thr energy level of the recorded signal as indicated in the status bvte. An algorithm to accomplish this task must balance a multidimensional problem involving data rate. sound quality, and algorithm complexity to arrive at a useful setting for thr silence threshold.

An application note from Dallas Semiconductor \&scribing thr silencecompression option characterizes normal speech as having $20-40 \%$ silence. depending on the speaker. Thr $9.8-$ and $4.9-\mathrm{kbps}$ numbers in the data sheet result from silence compression of just a notch under $40 \%$. Since the actual data rate depends on the setting of thr threshold and the content of the signal itself. the unqualified claim to the most favorable compression rates is a hit misleading.

That said. the application note on silence compression does contain a detailed analysis of the threshold problem, including a solution with C source code. We leave it to the more adventurous to experiment with silence compression and to see how well thev strike thr balance between data rate. sound quality. and CPLeycles.

## PL AYBACK VODE

For playback mode. the soft ware sends the compressed data to $\mathbf{I}$ he CD

## RECORD MODE

In record mode. thr 2132 A compresses digitized voice data from the PCM port and outputs it to the CI) port. The exchange of commands and dataon the CD portare shown in Figure 9. The CDFA bit in the status byte indicates whena compressed data bite is ready.

When CDFA is 1. the next output frame from the 2132 A is a compressed databiterather than a stalusbvte. Once recording starts using one of' the four record command by tes. lo-1 pdate commands canbe sent to cont inue recording as long as needed. The gain can be controlled during recording by monitoring the energy-level field in the status byte


Figure 8: 'Tones are generated by sending a tone command followed by Jo-L pdate commands to extend the tone to the desired length.


Note: At 4:1 compression, CDFA always equals 1, and status alternates with data Note: At 8:1 compression, CDFA equals 1 every third status, followed by data
port. The 2132A uncompresses the data and sends it along to the PCM port. Figure 10 shows the operation of the Cl$)$ port in playback mode. In this case. the CDFA bit indicates when the 2132 A nerds another compressed data byte. Thr compressed byte must be sent in place of a command byte in the frame immediately following the stat us byte.

There are four commands for playback, two at each of thr available compression ratios. The choice involves DTWI echo cancellation. Strangely, this is another area where the data sheet is silent, but an appliration note fills in the blanks left by the data sheet Notably, we find that echo cancellation is very important if you want to use voice prompts requiring I)TM F responses.

Figure 9: When recording, a status byte with CDFA set to I indicates that the next CD port output frame contains a compressed data byte rather than a status bvte.

## DTMF ECIIO CANCELLATION

The frequency content of normal speech is capable of setting off the DTMF detector in the 2132 A . You can easily see this by monitoring the status byte whilr recording your own voice. The DDV bit goes true every so often, indicating that a DTMF tone was detected in your speech. If the voice energy reflrcted back to the input by the phone line happens to contain the proper frequencies, it triggers a false indication of a DTMF digit in the status byte.

The D'TMF echo cancellation feature avoids this by muting the playback when a DTMF tone is detected. If the DTMF tone goes away when the playback is muted, then the playback is the cause of the DTMF tone detection. The playback continues, although it will be muted until the DTMF tone passes. On the other hand, if the DTMF tone per-

## Tech-Arts TEL 315•455•1003 FAX $315 \cdot 455 \cdot 5838$ BBS $315 \cdot 455 \cdot 8728$

 308 E. Molloy Road Syracuse, NY 13211 FOD $315 \cdot 455 \bullet 8368$

## HOME AUTOMATION IS HERE TO STAY!



Get Your Copy of The Best Source of Home Automation Products Absolutely Free.

Largest Selection of Home Automation products in the World Call 24hrs for Free 64 page Color Catalog 800-SMART-HOME
(800-762-7846)
Hundreds of hard-to-find home automation and wireless control products. Computer control of your home, security systems, surveillance cameras, infra red audio/video control, HVAC, pet care automation, wiring supplies and much more
> home Automation Systems, In c. 151 Kalmus Dr Ste M6 Costa Mesa, CA 92626 Qestions 714-708-0610 Fax 714-708-0614


Note: At 4:1 compression, CDFA equals 1 every other status, and commands alternate with data Note: At 8:1 compression, CDFA equals 1 every fourth status, and three commands are followed by one data
sists when the playback is muted, it is considered valid and the voice playback continues to be muted. allowing the software to act on the DTMF tone.

## SOFTWARE

Now that we know just what's involved in operating the 2132 A , we can take a closer look at the software that helps make it happen. The detailed interface specification for the low-level software module is summarized in Table 3. The actual assembly language implementation uses the Pascal calling convention. Also provided are a definition module for Modula-2 and a header file for C .

The routines fall into three categories: operational control, buffer handling, and hardware control. In addition to these routines, there is one more very important player hidden just below them and out of view of the application software. That player is the interrupt routine. This routine is set off by the master-frame sync once each frame, and it directly handles communications with the CD port.

## OPERATIONAL CONTROL ROUTINES

The first group of operational controlroutinesconsistsof EnableVoice and Di sabl eVoice. These two perform initialization and shutdown of the system. Enabl eVoi ce installs the interrupt routine and initializes the 82C55.82C54, and 2132-A hardware. It also initializes the global variables used by the software, including all the buffers, and performs the CD-port I/O
synchronization with the help of the interrupt routine. Di sabl eVoi ce, on the other hand, cleans up the system by shutting down the interrupt hardware and 2132A. uninstalling the interrupt handler, and reinitializing some of the global variables.

To communicate with the CD port, the software must get in sync with the input and output toggling of the port. En a bl e Voi ce and the interrupt routine work together to accomplish this. Once Ena bl e

Figure 10: CDFA set to 1 during playback indicates that the next CD port input frame will be interpreted as a compressed data bvte rather than a command byte.

Voice gets the interrupt routine and timer ready to go, it releases the 2132 A reset line and sets CDFS/IRQ *ENA to true. The 2132A comes out of resel and goes into idle mode, and the interrupt routine executes on the next frame sync.
In idle mode, the CD port toggles between input and output with each successive frame. The CDIN line has a pullup on it so the 2132A reads FFH as a command. Since FFH is the NoUpdate command, the 2132 A remains idle until the software gets in sync and starts sending commands. In addition, the status byte output by the port has the CDFA bit set to zero-this is key to the whole process.
Operational Control Routines
Start-up/Shut-down Control
EnableVoice: initializes and enables operation of the 2132A and interrupt routine
DisableVoice: disables operation of the 2132A and interrupt routine
Mode Control
PlayEnabled: returns TRUE if the software is set to the Playback mode
SetPlayState: sets Playback mode for the software on or off
EnablePlay: sets Playback mode on
DisablePlay: sets Playback mode off
Buffer Handling Routines
Record Buffer
RecDataReady: returns TRUE if data/status have been received and are available
RecBufferReset: clears the receive buffer, deleting any data/status bytes in the buffer
ReadRecData: returns a data/status byte from the receive buffer if buffer is not empty
Playback Buffer
PlayDataWaiting: returns TRUE if the playback buffer is not empty
PlayBufReset: clears the playback buffer, deleting any unsent data bytes
SetDefaultPlay: sets the default compressed data byte
WritePlayData: places a compressed data byte in the playback buffer
Command Buffer
CommandWaiting: returns TRUE if the command buffer is not empty
CommandBufReset: clears the command buffer, deleting any unsent command bytes
SetDefaultCommand: sets the default command byte
WriteCommand: places a command byte in the command buffer
Hardware Control Routines
DAA Control
DAAControl: sets the OFFHK line of the DAA on or off
DAAStatus: returns the current status of the OFFHK, RI, and PSQ lines of the DAA

Table 3: A summary of the low-level soft ware interface. describing each of thr routines provided.

To get in sync with the 2132 A , the interrupt routine reads the CD port on each frame following a reset, and checks for the CDFA bit set to zero. For an input frame, the 2132 A is not driving the CDOUT line, but is being held high by a pull-up resistor. This causes the software to read a 1 for bit 7 and to conclude that the current frame is an input frame.

However, for an output frame, the 2132A outputs a status byte on CDOUT with the CDFA bit set to 0 . The software detects the 0 , which signals the current frame as an output frame. The interrupt routine indicatesthisto EnableVoice,whichiswaiting for verification on the sync-up. En ableVoicethen finishes initialization, allowing normal operations to begin on the next frame. The interrupt routine only makes a finite number of attempts at the sync-up, and then reports a failure to En a bleVoice if the attempt counter reaches zero. This allows Enabl eVoi ce to clean up and exit gracefully if the sync-up fails, indicating the failure to the application program.

The other operational routines control how the software handles the CDFA bit of the status byte during normal operation. In our earlier discussion of the CD port, we showed how the CDFA bit is handled differently depending on whether the 2132A is in record or playback mode.

In developing the interface for the lowlevel software, we had a choice of how to handle this moding. We could have made the low-level routines interpret the commands sent to the 21328 and switch to the proper mode based on those commands. This choice adds complexity to the low-level software, but relieves the application software of any concerns with the hardware.

The other option requires the application software to inform the low-level software of which mode to be in. We chose this method to reduce the complexity of the lowlevel software without placing an undue burden on the application software.

The routines simply modify or read the value of a global variable in the low-level module. This variable is used by the interrupt routine to decide how to handle the CDFA bit of the status byte. These routines do not send any commands to the 2132 A , they merely control the operating mode of the software. Sending commands to the 2132 A is the responsibility of the application program. Listing 1 provides examples
of how to properly use these routines in an application program in conjunction with commands sent to the 21328 using the com-mand-buffer routines.

## RUFFER-HANDLING ROUTINES

There are three groups of buffer-handling routines to manage the flow of compressed data, status, and commands between the 21328 and the application software. Each group of routines
 represents one of the buffers. The record buffer handles compressed data and status bytes read from the

CD port by the interrupt routine. When the 21328 is in playback, tonegeneration, or idle mode, this buffer contains status bytes only.

However, in record mode, the buffer contains interleaved compressed data and status bytes in the same order they are read from the CD port. This requires the application program to exercise some care to ensure that it keeps track of which bytes are status and which are compressed data. For example while in idle mode, as long as you know that you're start-


Listing 1: This sample listing illustrales how to use the low-level software routines to control the DS21324.

```
CONST
    NoupdateCmd = 0;
    I dl eCmol = OBEH;
    Record8to1Cmd = 23H;
    Playback8tolCmd = 20H;
    Playback0ff = FALSE;
    Bl ankPl aybackData = 0:
(* I nitial i zation *)
OisablePlay;
SetDefaultCommand( NoUpdateCmd );
WriteCommand( I dl eCmod , crolOK );
(* Record Exampl e *)
SetPlayState( Playback0ff );
WriteCommand( Record8tolCmd, cmoK );
REPEAT
    ReadRecData( recdata , rdOK);
```

UNTI L DoneRecording;
WriteCommand ( I dleCnd , crodOK );
(* Pl ayback Example *)
IF NOT PlayEnabled() THEN EnablePlay END;
SetDefaultplay( BlankPlaybackData );
WriteCommand ( Play8tolCmd, crook );
REPEAT
WritePlayData( playdata, wrok );

UNTI L DonePlaying;
WriteCommand ( I dl eCnd );
DisablePlay;
ing with a status byte. you can check the CIDFA bit of each status byte to delermine if the next byte is compressed data.

The other two huff\&s are similar. Thes perform the same basic functions for eil her outgoing compressed data or command bytes. Both handle bytes going from the application software to the CT) port. Thr playback buffer handles compressed datasent from the application to the 2132 A for playback. The command bulfer performs a similar function for command bvtes.

## H ARDWARL-CONTROLROITINES

Thr DAA has two control inputs andtwo status outputs in addition to
the analog connections. Thr OFFHK input cont rols the phone line: selling it to true takes the telephone line off-hook so calls can be generated or answered. The *RI status output indicates when a ring signal is detected on the line.

The other tuo signals need a bit more explanation. FCCregulations require that data or recorded-voice calls have a two-second "hilling delay" after thr line is taken off-hook and during which the line must he krpt quiet. Normal voice calls do not require thia delay. The DAA can automatically perform the delay if thr * $\mathrm{D} / \mathrm{L}$ input ( I ) for data, $V$ for voice) is held low. In this case, the DAAsquelches the XMIT line for Iwoseconds after being commanded off-hook with the OFFHK input.

Other FCC requirements limit

thr output level that the DA Acan put on the line during data calls. When*D/ D is low. thr DAAsquelches the XMIT signal if levels arr too high. The PSQ output indicates when XMIT' is squelched, either for the hilling delay or for exceeding thr output levels. The applicalion software should monitor the PSQsignal when in the playback mode and adjust the path gain. if needed.

There are two DA A routines in the lowlevel software. Onr is used to control the OFIIIK input oo the DAA. allowing the applical ion to take the phone line off-hook. The othrr routine returns the current value of thr OFFHK line and the two status outputs. *RI and PSQ. Since the D $\backslash \$ must besel for data to comply with FCCrequirements. the * $\mathrm{D} / \mathrm{V}$ line is not directly controllable. Instead. it is selothr proper value by the $\mathrm{Enab1eVoiceroutine}$.

## CLOSIVG COMMENTS

We started thr journey toward the "Telephone Wonder Gadget" by putting the 21324 on a PC ISA bus card with enough hardware to hook it up to the telephone network and enough low-levelsoftware to take care of most of the messy details in making this complex chip go. Throw in some application software anti the basicsystem is capable of anything from a sirnplr answering machine to a complex voice-messaging system with home-control capabilityadded for good measure.

Wit h a little more hardware on the ana$\log$ side and thr right software. it could serve as a sort of miniPBX with voice menuing and the ability to screen calls. Then the phone would only ring if the caller has a password (no more telemarketers).

What do you want your 'Telephone Wonder Gadget to do?

Robert Luzenshi develops software and hardware for PCs and embedded systems. including computer communication applications for modems and Internet. Jack lvey designs harduare and softuare for embedded systems. Robert and Jack may be reached at robert.luzenski@circellarcom and jack.ivey@circellarcom, respectively.

[^1]Tom Cantrell

coming!
It might be wise to raise your head from your bench or CRT and take a look around. Oh yes, the UFOs look like your old friends, but that NMI pin is a dead giveaway. Something strange is going on.

The UFO-masters say they are here to serve you. But, as in the old Twilight Zone episode, do they mean to help you with your next design or dish you up for lunch?

Never fear, as your intrepid reporter, I'm ready to dissect these aliens and decide if they're friend or foe.

## WHERE NO ‘51 HAS GONE BEFORE

Lest you think I've turned tabloid (hey, UFO headlines work for them], I should explain that UFO stands for Unidentified Fifty-One and refers to brand new versions of that venerable people's micro, the 8051. Both Intel and Philips have UFOs on the launch pad, and the countdown is starting. This month, we'll take a look at Philips' UFO, which they call XA.

Sure, half a dozen or so suppliers offer more ' 51 derivatives than you can shake a stick at. But until now, most spinoffs have been created by simply altering I/ O functions or boosting the clock rate. The CPU core remains unchanged since its ancient (i.e., late '70s) invention by Intel.

Despite the ' 5 I's popularity, it is definitely getting long in the tooth. Not exactly an elegant architecture to
begin with, historic quirks look evermore glaring in the harsh light of competitors' modern offerings.

With the S-bit market rocketing past at 1B units a year, Intel and Philips faced an "ante up or fold "em" situation with the ' 51 . They either had to significantly upgrade the part or watch it die at the hands of new contenders.

Accepting the challenge means embarking on the primrose upgrade path. Though blazed by other chips of yore, the path still has many forks and obstacles for the unwary.

A basic decision at the outset is just what flavor of compatibility to offer. Sure, marketing will sell the new part as compatible no matter what, but there are some serious technical decisions to be made.

One of the most important is whether to preserve object-code compatibility (i.e., whether the chip can run old binaries or whether the source must be reassembled or compiled).

A decision to abandon binary compatibility is not to be taken lightly. First, there's the matter of customers digging through file cabinets and stacks of old floppies to resurrect the source. Then, everyone has to update their tool chests, not just with the new compiler and assembler, but also all the other stuff-emulators, debuggers, monitors, and so on. Finally, the updated software is likely to need retuning either to take advantage of new features or to deal with timing differences between the old and new CPUs.

However, the latter issue of retuning is also an argument for abandoning the past. PC programmers have learned to insulate their programs from CPU speed differences and, on the desktop, the goal is to do things faster anyway.

But, embedded control programs are a different story. First, even if an effort is made (often not or only halfheartedly) to write timing-independent software, it's almost invariable that a few gotchas will pop up. Second, unlike the PC, unconstrained application speed up is not necessarily good. N obody complains if their spreadsheet


Figure I--Though not as obvious as a third eye, the 16-bit ALU, extended PSW, and segment registers (CS, ES, and DS) distinguish the XA from the ' 51 it impersonates.
recalculates $50 \%$ faster, but how about a turbocharged pacemaker? Sounds like a rush for the patient-to a lawyer, that is.

The argument that the source has to be modified in any case helps make the decision to foresake binary compatibility less daunting, but it isn't pivotal. The main reason to move onward is that it is very difficult to make a lot of progress if you're saddled down with old baggage.

Let's follow the path chosen by the XA and see where it leads. Along the way, we'll see how it avoids the hazards and dead ends that tripped up the original ' 51 .

## INVASION OF THE CHIP SNATCHERS

The UFOs try to pass themselves off as regular 8 -bit chips, but scratch beneath a thin marketing veneer and you'll see a 16-bit ALU, register set, and bus interface [see Figure 1).

Looking further, it quickly becomes apparent that the XA is a '5 1
in little more than name. The XA does not share binary or even assembly-language-source compatibility with the ' 51 . Instead, ‘ 51 assembly source must be translated to XA source and then reassembled.

Those of you who remember the dubious record of previous translators (notably the 8080 to 8086 translators
offered at the dawn of the PC age) have a right to be concerned. You remember how programs would expand and slow down with lots of weird instructions inserted hither and yon to scramble flag bits and translate odd opcodes.

Thankfully, the XA translation scheme appears much cleaner. The XA adopts a ' 51 superset mentality in

|  | Unaae |
| :--- | :--- |
| MOV, MOVC, MOVS, MOVX, LEA, XCH, | Data Movement |
| PUSH, POP, PUSHU, POPU |  |
| ADD, ADDS, ADDC, SUB, SUBB | Add and Subtract |
| MULU.b, MULU.w, MUL.w, DIVU.b, DIVU.w, | Multiply and Divide |
| DIVU.d, DIV.w, DIV.d |  |
| RR, RRC, RL, RLC, LSR, ASR, ASL, NORM | Shifts and Rotates |
| CLR, SETB, MOV, ANL, ORL, | Bit Operations |
| JB, JBC, JNB, JNZ, JZ, DJNZ, CJNE | Conditional Jumps and Calls |
| BOV, BNV, BPL, BCC, BCS, BEQ, BNE, BG, | Conditional Branches |
| BGE, BGT, BL, BLE, BLT, BMI |  |
| AND, OR, XOR | Boolean Functions |
| JMP, FJMP, CALL, FCALL, BR | Unconditional Jumps, Calls, and Branches |
| RET, RETI | Return from subroutines and interrupts |
| SEXT, NEG, CPL, DA | Sign Extend, Negate, Compl., Decimal Adj. |
| BKPT, TRAP\#, RESET | Exceptions |
| NOP | No Operation |

Table 1-The XA instruction set is a superset of the '51


Figure 2-The XA eliminates the '51accumulator, data-pointer, and stack-pointer bottlenecks
which instructions, registers, memory, flags, and so on encompass their ' 51 counterparts, making conversion straightforward. Notably, almost all ‘51 instructions translate 1 for 1 to XA instructions (the XA instruction set is shown in Table 1). The only exception is the rarely used XC H D (a 4-bit nybble swapper), which must be replaced with a multiinstruction sequence.

While the debate over instruction sets is never ending, I think most agree that fast instructions are better than slow ones. The ' 5 I's leisurely performance (a whopping 12 clocks per instruction) is boosted by a factor of 3 to 4 times in the XA.

Figure 2 compares the XA and '5 1 register sets. Right off the bat you'll notice that the registers are 16 bits wide rather than 8 bits as in the ' 51 . The eight registers are byte (low and high) or word addressable. In fact, for some operations (shifts, multiplies, and divides) certain register pairs ( R 0 / $1, \mathrm{R} 2 / 3, \mathrm{R} 4 / 5$, and R6/7) can even be accessed as 32 bits. As in the ' 51 , four banks of registers are provided.

With a general-purpose register set, the XA dispenses with the ' 51 's dreaded accumulator (A\&B) and memory (DPTR) bottlenecks. Speaking
of memory bottlenecks, the 8 -bit stack pointer (SP) of the ' 51 is extended to 16 bits in the XA. Larger stack space, not to mention the ability to easily access and manipulate it (i.e., R7 can be used as an index register) should help ease the pain of long-suffering '51 compiler writers.

Indeed, the XA offers two stack pointers in support of a new user- and system-mode protection scheme. Exceptions push the state onto the system stack, leaving the user stack free for application software. Note that the stack on the XA grows down (like almost every other CPU ) instead of up as on the ' 51 .

The XA extends the bytewide ' 51 PSW to 16 bits (PSWH and PSWL). The lower half corresponds closely to the ' 51 with matching and auxiliary carry, overflow, and register-bank select flags. The XA dispatches with the '51's general-purpose flags (PSW. 5 and PSW.I) and parity (P) flag in favor of an N (negative sign bit) and Z (zero) flags. To avoid flag shuffling, a ‘ 5 I-compatible version of PSWL is made available for backward compatibility.

The ' 51 got by without a Z flag by performing compare-and-branch functions in a single operation, which makes sense given that only the accumulator (ACC) could be compared against it. Since the XA dispenses with the accumulator bottleneck altogether (i.e., you can compare lots of different things, not just the accumulator), a Z bit was called for.

The upper half of the XA PSW contains the user and supervisor bit (the PSWH can only be accessed in supervisor mode), a trace bit (causes an exception after each instruction-good for a debugger), and four bits that define the level of the current tasksupporting software (and I imagine in the future, hardware) prioritization.

## LOST IN ADDRESS SPACE

Having dealt ably with the ' 5 l's programming singularities, the XA designers turned their attention to the "64K problem." Actually, on the " 5 1, it's a "64K code +64 K data" problem. However, since many designs overlap the two spaces, it's still a problem (128K isn't enough either).

Being about the last 64K chip in the world to face the issue, the XA


Figure 3-Unlike the $\times 86$, the XA segment scheme appends (not adds) the segment to the 16 -bit offset. Segment references are assigned to registers (via SSEL), rather than implied by instructions.
designers were able to learn from the good, bad, and ugly of previous approaches. The resulting segment scheme relies on code, data, and extra (CS, DS, and ES) segment registers to boost address space to 16 MB ( 24 bits). The use of the word "segment," not to mention the naming convention (CS, etc.), is likely causing distress for those of you who haven't yet learned to love the similarly nomenclatured 'x86 scheme. Lest you contemplate suicide by soldering iron, I'm pleased to report that the XA scheme is really quite simple and effective. As in the ' $x 86$, the segment registers point a 16 bit address into the larger address space, but the similarity ends there.

As shown in Figure 3, note how the 8 -bit segment register contents are merely appended to the front of the 16bit address as opposed to the shift\&add of the 'x86. Besides alleviating the confusion of keeping track of where you are, a notable byproduct is that a given physical memory location is accessible via one, and only one, segment value.


Figure 4- The SFR space, bit- and byte-addressable as in the'51, is replicated in each 64 -KB page for speedy access.

For example, address 123456H can only be addressed if the segment register contains 12 H . In conjunction with the system and user protection scheme (the segment registers can only be programmed in system mode], it provides a fairly bulletproof way to keep tasks from interfering with each other.

The worst part about the "x86 scheme is the way segment-register usage is implied by instructions (loosely and arbitrarily, critics would say). Not to worry, though, since if you don't like (or can't remember) the implication, just use a segmentoverride prefix (subject, of course, to its own arcane rules and restrictions).

## BCC52

BASIC -52
Computer/Controller
The BCC52 controller continues to be Micromint's best selling single-board computer. Its cost-effective architecture needs only a power supply and terminal to become a complete development system or singleboard solution in an end-use system. The BCC52 is programmable in BASIC-52, (a fast, full floating point interpreted BASIC), or assembly language.

The BCC52 contains five RAM/ROM sockets, an "intelligent" 2764/128 EPROM
 programmer, three 8 -bit parallel ports, an auto-baud rate detect serial console port, a serial printer port, and much more.

PROCESSOR
-80C528-bit CMOS processorw/BASIC-52

- Three 16 -bit counterttimers
- Six interrupts
*Much more!
Inpui/Outpuit
- Console RS232 - autobaud detect
- Line printer RS-232
-Three 8 -bit parallel ports
- EXPANDABLE!
-Compatible with 12 BCC expansion boards


## Memory

-48K RAM/ROM, expandable

- Five on-board memory sockets
- Either 8K or 16 K EPROM

To Order Call 1-800-635-3355 Tel: (203) 871-6170 FAx: (203) 872-2204


BCC52C
BCC521
BCC52CX

Controller board with BASIC-52 and SK RAM Low-power CMOS version of the BCC52 $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ industrial temperature version Low-power CMOS, expanded BCC52w/32K RAM CALL FOR OEM PRICING

MICROMINT, I NC. 4 Park Street, Vernon, ст 06066 in Europe: (444)0285-658122 • in Canada: (514) 336-9426 • 1 Australia:(3) 467.7194 Distributor Inquities Welcome!


Our C-programmable miniature controllers are ideal as the brains for control applications, data acquisition, and test and measurement. Features include digital $1 / 0$ to 400 lines, ADCS, DACS, relays, solenoid drivers, RS232/RS485, batterybacked ram clock, watchdog, LCDS, keypads, enclosures and more. Use our simple, yet powerful, Dynamic $\mathrm{C}^{\text {TM }}$ development system (\$195 integrated editor, compiler and idebugger) for quick project completion!

| 24-Hour AutoFax | 1724 Picasso Ave. |
| :--- | ---: |
| 916.753.0618. Call | Davis, CA 95616 |
| from your FAX. | 916.757 .3737 |
| Request catalog 18. | 916.753 .5141 FAX |

By contrast, the XA ties segments to registers, not instructions, and lets the programmer explicitly make the assignment. A programmable configuration register (SSEL) defines which segment is to be associated with each register (R0-R6; R7, the stack pointer, is always referenced via DS). Thus, segment selection has nothing to do with which instruction is executing, only which register is being accessed.

The XA, like the ' 51 , defines SFRs (Special Function Registers) as the mechanism to access control and status registers, I/ O ports, and so on. Also like the ' 51 , these are mapped into a directly addressable (and only directly addressable) block of the address space. For instant accessibility at all times, the XA I-KB SFR space (boosted from 128 bytes in the '51) is replicated in each 64-KB bank (see Figure 4).

Note the interesting provision for off-chip SFRs which would seem to support coprocessorlike connection to internal hardware as well as a nomuss, no-fuss way to migrate an

Figure 5-With the registers and on-chip RAM and SFRs, 128 bytes are bit accessible. The XA architecture allows for 16 registers (R0-R15) though only 8 (R0-R7 needed for compatibility) may be offered on a particular chip.

| Bit space | Overlaps bytes.. |  |
| :---: | :---: | :---: |
| Start End | Type | Start End |
| $0 \longleftrightarrow 0 \mathrm{FFh}$ | Registers | $\mathrm{RO} \longleftrightarrow \mathrm{R} 15$ |
| $100 \mathrm{~h} \longleftrightarrow 1 \mathrm{FFh}$ | Direct RAM | 20h -3Fh |
| $200 \mathrm{~h} \longleftrightarrow 3 \mathrm{FFh}$ | On-chip SFRs | $400 \mathrm{~h} \longleftrightarrow 43 \mathrm{Fh}$ |

external peripheral function onto a higher integration derivative.

A popular feature, retained from the ' 51 (no choice really, given the translatability constraint), is bit addressing. The 1024 bit addresses (like SFRs, a factor of eight expansion over the ' 51 ) are mapped into the register file, on-chip RAM, and SFRs (see Figure 5). So, bit-banging these hot spots is quick and easy.

## WE INTERRUPT THIS PROGRAM

The '5 I's somewhat feeble interrupt scheme has been put out of its misery in the XA.

As shown in Figure 6, the XA defines a 64-entry (256-byte) vector table which specifies a handler address
and initial PSW. Note that the 16-bit handler address requires all handlers to be located so they start in the first 64 $K B$ of memory (i.e., $C S=0 \mid$.

The event interrupts come from on-chip peripherals or external pins and cover the entire subject as far as a ' 51 is concerned.

The XA goes further by defining a TRAP (O-15) instruction which is a handy way to implement an RTOS call since it provides a way (the only way) for user software to request systemlevel protected services.

Finally, an exception mechanism is provided to deal with gotchas like divide by 0 , stack overflow, the previously mentioned Trace exception, and so on. One notable improvement is Exception 16 (the highest priority) which is NMI. Yes, the XA has a real nonmaskable interrupt which, unlike the ' 51 , doesn't depend on trusted software (an oxymoron, yes?) to remain diligent.

Whatever the source, in response to an interrupt, the XA stacks 6 bytes of information on the system stack as shown in Figure 7. This is quite different than the ' 51 , which pushes only 16 bits of PC. The XA designers had to automatically stack PSW to make the protection and trace stuff work.

A similar 16 - versus 24 -bit question concerns the size of the PC address pushed and popped for calls and returns. Small and/ or translated programs may prefer to see 16 -bit addresses as on the ' 51 while new, larger applications want all 24 bits. The XA designers decided the best choice was not to make a choice. So, they put in a configuration bit that lets you have it your way.

## DOWN TO EARTH

Perhaps to avoid architecture shock among loyal '5 1 customers, the


XA presents a deceptively familiar face to the outside world.

The comforting complement of standard '5 1 on-chip I/ O (UART, timers, etc.) remains largely unchanged, though there are some helpful upgrades. The UART now offers error detection (framing, overrun, etc.) while the timers are upgraded with programmable timebase (CPU clock divided by 4,16 , or 64 ). The I/ O ports supplement the ' 5 I's quasi-bidirectional mode with pushpull, open-collector, and high-impedance options. In general, the changes are software transparent and likely call for only minor programmer attention.

The bus interface is equally customary, featuring well-known '5 1 signals like ALE, PSEN*, RD*, WR *, EA*, and so on. One new addition is WRH ${ }^{\star}$ (Write High), which is used to
write the upper byte of the data bus when the XA is in 16-bit bus mode. Note that an RDH* signal isn't needed since the XA ignores the unnecessary byte when making a byte access to a 16-bit bus.

While the XA can freely access bytes in either 8 - or 16 -bit bus mode, 16-bit word accesses must start at an even address in either mode. If you were wondering, this explains why the 24 -bit address is padded to 32 bits when stacked in response to an interrupt.

The XA also retains the familiar multiplexed address and data bus of the ' 51 with a slight twist. Figure 8 shows a typical (at first glance) connection to an 8 -bit peripheral. But, note how the data is multiplexed starting at A 4, leaving the lower four address lines demultiplexed. The


Figure 7-While the '51 stacks only a 16 -bit PC in response to an interrupt, the XA also stacks the high PC and 2 byte PSW. Note that padding the high PC preserves word alignment.

NEW Data
Acquisition
Catalog
Covers expanded low cost line.


## FREE!

NEW 120 page catalog for PC, VME, and Qbus data acquisition. Plus informative application notes regarding anti-alias filtering, signal conditioning, and more.

NEW Software:
LabVIEW ${ }^{\circledR}$, LabWindows ${ }^{\circledR}$, Snap-Master ${ }^{T M}$, and more

NEW Low Cost I/O Boards
NEW Industrial PCs
NEW Isolated Analog and Digital Industrial I/O

New from the inventors of plug-in data acquisition.

Call, fax, or mail for your free copy today.

## ADAC

American Data Acquisition Corporation 70 Tower Office Park, Woburn, MA 01801
Phone: (800) 648-6589 Fax: (617) 938-6553

-I PCIXT compatibility with 286 emulation
II 14 MHz , 16 -bit 8086 CPU
$\mathrm{ll}+5 \mathrm{~V}$ only; 1.6 W at $14.3 \mathrm{MHz}, 1 \mathrm{~W}$ at 7.2 MHz II Intelligent sleep modes, 0.1 W in Suspend
II ROM-DOS and RTD enhanced BIOS
II Compatible with MS-DOS \& real-time operating systems
Ill 1 M bootable Solid State Disk \& free software nI 4K-bit configuration EEPROM ( 2 K for user)
II 2M on-board DRAM
-I IDE \&floppy interfaces
I CGA CRTILCD controller
11 Two RS-232 ports, one RS-485 port
II Parallel, XT keyboard \& speaker ports
II Optional X-Y keypad scanning/PCMCIA interface
I Watchdog timer \& real-time clock
Elxpand This Or Any PC/I 04 System with the
CM1 06 Super VGA Controller utilityModule ${ }^{\text {TM }}$
-I Monolcolor STN \& TFT flat panel support
II Simultaneous CRT \& LCD operation
-I Resolution to $1024 \times 768$ pixels

- Displays up to 256 colors

Sipeed Product Development with the
[IS8680 Development System
Y our DS8680 includes the CMF8680, CM102 keypad scanning/PCMCIA, CM104 with 1.8" ع15MB hard drive, CM106 SVGA controller \& [)M540612-bit, 100 kHz dataModule ${ }^{\text {TM }}$ in an enclosure with external power supply, 3.5" floppy, keyboard, keypad, TB50 terminal tıoard, SIGNAL*VIEW ${ }^{\text {TM }}$, SIGNAL*MATH ${ }^{\top}$, IVS-DOS, SSD software \& rtdLinx ${ }^{\text {TM }}$ for just \$2950.
F'or more information on our PC/104 and ISA bus products, call today.


Real Time D evices USA
2200 Innovation Blvd. • P.O. Box 906 State College, PA 16803 USA
(814) 234-8087 / Fax: (814) 234-5218

## IRTD Europa . RTD Scandinavia

Re al Time Devices is a founder of the PC1104 Consortium
primary intention is to support high-speed burst access (e.g., DRAM page mode) of up to 16 sequential bytes of code without requiring an ALE cycle. It also means that an address latch may not be required if the only external ICs are simple peripherals since they typically demand just a couple of address lines.

A nother quirk of the '51 was the lack of a WAIT line. Maybe at the time, the designers were safe in assuming other chips would have no trouble keeping up. Unfortunately, that decision haunts ‘5 1 -derivative suppliers to this day, serving as pretty much a show


Figure 8-The XA bus interface is quite like the '51, except the lowest address bits aren't multiplexed.


## BACK TO THE FUTURE

The XA claim of ' 51 compatibility is arguably credible. As shown in Listing 1 and Table 2, '51 code translates reasonably. Sure, there's some code expansion (note the NOP insertions since branch targets must be word aligned), but it's more than offset by a nearly four-times increase in speed.

While a code fragment looks nice, I caution that a translation exercise can get tricky deep in the bowels of a bizarre program. Besides the previously mentioned timing differences, there are a whole host of gotchas to watch out for.

For instance, the change in stack formats is likely to trip up code that indirectly (i.e., not via PUSH and POP) messes with the stack. Meanwhile, the instruction-size difference will wreak havoc with programs that rely on instructions to fit in a certain area or branches to have a certain reach (a jump table might have both problems). Also, watch out for PC-relative accesses (e.g., @MOVC@A+PC) since the XA's PC likely won't be pointing to the same place the ' 5 I's PC does.

Your choice with the XA is to translate old programs or write new ones, but not both. I suppose it would be possible to try to mix-and-match

| Statistic | 80 C 51 <br> code | XA <br> translation | Comments |
| :--- | :---: | :---: | :--- |
| Code bytes | 28 | 40 | one NOP added for branch <br> alignment on XA <br> includes XA prefetch queue analysis, <br> raw execution is 66 clocks <br> a nearly 4-times improvement without <br> any optimization |
| Clocks to execute | 300 | 78 | $3.9 \mu \mathrm{~s}$ |
| Time to execute @ 20 MHz | $15 \mu \mathrm{~s}$ | 2 |  |

Table 2-The XA executes the routine very quickly, even though the amount of code does grow slightly in translation.
‘5 1 and XA code, but I suspect it’s very ugly, if not impossible. Why not just bite the bullet and go all the way with XA? Thanks to the easy programmer's model, high performance, and the familar-yet-improved bus and I/ O, I suspect most ' 51 users will welcome a close encounter with this UFO.

Tom Cantrell has been an engineer in Silicon Valley for more than ten years working on chip, board and systems design and marketing. He can be reached at (510) 657-0264 or by fax at (510) 657-5441.

## CONTACT

Philips Semiconductors 811 East A rques Ave. Sunnyvale, CA 94088-3409
Attn: Mike Thompson
(408) 991-5207

## I R S

431 Very Useful
432 Moderately Useful 433 Not Useful

. It's a complete 8051 -family single board computer!
. One board accommodates any 40 DIP DS5000, 40 SIMM DS2250, 40 SIMM DS2252, or 72 SIMM DS2251, 8051 superset processor! Snap one out, snap another in.

- Programs via PC serial port. Program lock \& encrypt.
. LCD interface, keypad decoder, RS232 serial port, 8-bit ADC, four relay driver outputs, four buffered inputs.
. Power with 5VDC regulated or 6-13 VDC unregulated
- Large prototyping area, processor pins routed to headers
- Optional enclosures, keypads, LCDs, everything you need
. BCI51 Pro BASIC Compiler w/50+ Dallas keywords $\$ 399$
SYSTRONIX ${ }^{\text {B TEL: } 801.534 .1017 \text { FAX: 801. 534. } 1019}$ 555 South 300 East, Salt Lake City, UT, USA 84111

3\%DIGIT LCD PANEL MEIER
-Available now at an unheard of price of $\$ \mathbf{1 5}$ plus s \& h
New! Not surplus!


Maximum input: $\pm 199.9 \mathrm{mV}$ additional ranges provided through external resistor dividers
Display: $3^{1 ⁄ 2}$-digit LCD, 0.5 in. figure height, jumper-selectable decimal point
Conversion: Dual slope conversion, 2-3 readings per sec.
Input Impedance: $>1$ OOM ohm
Power: 9-12 VDC @ 1 mA DC

## Circuit Cellar, Inc.

4 Park Street, Suite 12, Vernon, CT 06066
Tel: (203) 875-2751 Fax: (203) 872-2204

## Micros Behind Bars



To gain a better
understanding of how bar code works, John picks one apart. He then looks at the hardware and firmware required to get a real microcontrollor decoding real bar code.

## EMBEDDED TECHNIQUES

John Dybowski

 employed in the field of Auto ID with a special emphasis on bar code. I touched on everything from the giant bar codes on rail cars, which move past xenon scanners, to two-dimensional wonders, which look more like artwork than encoded information. The range of complexity spanning the various symbologies collectively called bar codes is quite expansive.

And, as I pointed out last time, that range of complexity hinges on the fact that the industry is centered primarily around economic rather than technological concerns. Because of this practical focus, many of the older, simpler symbologies are still used heavily to this day. Codes such as

Interleaved Two of Five exist side by side with such fiendishly complex multidimensional representations as VeriCode. Simply put, these older codes are kept around because they still serve their purpose well.

With the emphasis on technology being especially strong in the computer field, it's too easy to forget what pays the bills. Auto ID represents many technical fields pressed to serve the industrial and financial sectors. The bottom line is results, and many of these applications do just fine with a moderate dose of technology.

To those technology zealots who question how processors like the 8051 and 6805 not only survive but prosper, the answer is simple. They reliably provide useful services at low cost. In fact, 805 I-class processors offer more performance than is needed for many applications. Bar-code readers are an example of this type of commodity.

## CODE 39

Code 39 is a bar-code symbology with a full alphanumeric character set. A unique start/ stop code (*) and seven special characters ( $-\$ /+\%$ and space) are al so included in the character set. The name 39 is derived from its code structure of three wide elements out of a total of nine. These nine elements are composed of five bars and four spaces.

| Char. | Pattern | Bars | Spaces | Char. | Pattern | Bars | Spaces |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 |  | 10001 | 0100 | M | $\square$ | 11000 | 0001 |
| 2 |  | 1001 | 0100 | N |  | 00101 | 0001 |
| 3 | - | 11000 | 0100 | 0 |  | 10100 | 0001 |
| 4 |  | 00101 | 0100 | P |  | 01100 | 0001 |
| 5 |  | 10100 | 0100 | Q | Mr nr | 00011 | 0001 |
| 6 |  | 01100 | 0100 | R | $\square$ | 10010 | 0001 |
| 7 |  | 00011 | 0100 | S | - | 01010 | 0001 |
| 8 |  | 10010 | 0100 | T |  | 00110 | 0001 |
| 9 |  | 01010 | 0100 | U |  | 10001 | 1000 |
| 0 |  | 00110 | 0100 | V |  | 01001 | 1000 |
| A |  | 10001 | 0010 | W |  | 11000 | 1000 |
| B | m | 01001 | 0010 | $\mathbf{X}$ |  | 00101 | 1000 |
| C |  | 1100 | 00010 | Y |  | 10100 | 001000 |
| D |  | 00101 | 0010 | Z |  | 01100 | 1000 |
| E |  | 10100 | 0010 | - |  | 00011 | 1000 |
| F |  | 01100 | 0010 | - |  | 10010 | 1000 |
| G | m | 00011 | 0010 | SPACE | - | 01010 | 1000 |
| H |  | 10010 | 0010 | * |  | 00110 | 1000 |
| 1 |  | 01010 | 0010 | \$ | $\square$ | 00000 | 1110 |
| J |  | 00110 | 0010 | 1 | - | 00000 | 1101 |
| K |  | 10001 | 0001 | + | - | 00000 | 1011 |
|  |  | 01001 | 0001 | \% | - | 00000 | 0111 |

Table I-- The Code 39 encodable character set consists of 10 numeric digits, $\mathbf{2 6}$ alphabetic characters, and 8 special characters.

Unlike some of the other more awkward bar codes, Code 39 uses only two element widths. These are usually simply described as narrow and wide. Using the normal convention, a narrow bar or narrow space is called the $x$ dimension. All $x$ dimensions must be of equal size within the symbol. The dimension of wide bars and spaces is a multiple of x . This ratio can vary within certain proportional limits but, once selected, must remain consistent throughout the symbol. Generally, a wide-tonarrow ratio in the range of $2: 1$ to $3: 1$ is acceptable for most Code-39 symbols.

The combination of narrow and wide elements in a Code-39 character always consists of six narrow and three wide elements. A space is included between characters as a separator. No information is contained in the space; it functions only to delimit the characters from each other.

A special code (an ASCII *) is defined as a start/ stop character. The purpose of this code is to identify the leading and trailing ends of a bar-code symbol. The bar-space pattern of this code is unique and allows the symbol to be bidirectionally scanned.

Table 1 shows the Code-39 character assignments for all available codes. Note how the last four codes in the table "don't fit" the established coding pattern. Interestingly, if you take away these nonconforming characters you end up with 39 characters. Rumor has it that these 39 characters composed the original character set and are the basis for the Code-39 name. Whatever the case, Figure 1 offers an example of how to decode a Code-39 character " A ".

Code 39 is classified as a discrete code since each encoded character is capable of standing alone. That is, the intercharacter space (or gap) is not considered an integral part of the character code and, as a result, enjoys somewhat loose tolerances. The


Figure I-Each Code-39 character is represented by five bars and four intervening spaces. This symbol represets fhe character " $A$ ".
ter and the intercharacter gaps that delimit these characters, there is one more component to a bar-code label. Bar code must be framed with areas free of any printing on either side of the "picket fence" pattern. This region is referred to as the quiet zone.

Now, with this information we can take the pattern of ones and zeros to assemble a start code, some data characters, and a stop code. Framing this with the requisite quiet zones results in a standard barcode label. These elements are depicted in Figure 2.

## HAND SCANNING

Many methods exist for converting a bar code's optical information to an electrical form suitable for input into a computer. In all cases, the printed pattern of bars and spaces is converted into a
ample, if a spot on a narrow bar lined up with a void on a wide bar and the resulting pattern turned out to be a legal-character depiction.

Another benefit of discrete codes is that they are well matched to certain printing processes. Some types of printers can maintain very tight resolution between elements within a character but are unable to maintain such accuracy in the space between characters. Obviously, these printers are fixed-font devices in which each character code is fully formed. This ensures that tolerances are held tightly within each character. The space between characters is dependent on the printer's mechanical motion and therefore less precise.

In addition to the bar-space pattern that makes up a bar-code charac-


Figure 2-Quiet zones, start/stop codes, and data codes constitute fhe elements of a bar code. The encoded information here is " $1 A$ ".
binary bitstream as it is scanned physically or by purely electrical means. Since this data is transformed into the time domain, the bar-code processor must proceed by first recording timing information relative to each bar or space event.

Although some autoscanning readers are very accurate in their initial and absolute scan velocities, this is not a requirement. The main feature these devices offer is their rapid repetitive scanning action. Combined with a slight dither of the light source, the same symbol can be scanned numerous times through slightly different paths until a good read is recorded. This multiple scanning illustrates the data redundancy that is built into the vertical dimension of a bar code.

This redundant data can be used with a handheld scanner as well. In the event of a decode failure, the natural inclination is to scan the label again. In this case, it is highly unlikely that the same part of the label will be scanned a second time.

Some applications require the use of noncontact automatic scanners.

The two-dimensional bar codes I described last month certainly demand this caliber of performance. More conventional bar codes may also dictate the use of such sophisticated devices as well. For instance, more complex devices must be used for tracking materials on rapidly moving conveyer bets, high-volume, point-ofsale operations, and long-range, point-and-shoot warehouse applications. Since this is a field in which high and low tech coexist side by side, dealing with conventional bar code in unique situations is possible.

Low-tech devices usually refer to hand-held bar-code wands. Of course, this distinction is purely relative and does not imply that such devices suffer from a lack of technological elegance. The fact is, until recently, coercing a clean stream of bits from a bar-code front end required a significant effort using optics and analog electronics.

The vagaries of these disciplines have been brought in check as is evident in modern, digital-output barcode wands. Bar-code wands operate directly from a 5 -V logic power supply and output a digital representation of the symbol being scanned. To facilitate an interface to a variety of different decoders, the output stage often uses an open-collector driver.

There are a number of parameters that must be considered when specifying the optical characteristics of a barcode wand. Luckily, industry standardization has limited the number of permutations. Briefly, the optical wavelength can be centered in the visible (red) or infrared spectrum. The advantage of using visible light is that if the bar-code label looks fine to you, it should appear likewise to the wand.

The other thing you must be concerned with is the optical aperture size. A small spot size responds accurately to bar edges, but also picks up small spots and voids. Conversely, if the spot size is larger than the smallest bars and spaces, then the wand will have difficulty resolving the pattern. An aperture size about 0.8 x works well for most codes. Here again, standardization limits the choices between high resolution ( 6 mil ) and low resolution (10 mil).

Listing l--The five basic steps involved in decoding Code-39 can be implemented in $\boldsymbol{C}$

## \#pràgma large code

/* Constants */
\#define StartCode'*' /* Code 39 start code */
\#define StopCode'*' /* Code 39 stop code */
\#define NoSample 0 /* Sample count end mark */
\#define NoCode 0 /* No-translate return code */
\#define NoDecode 0 /* No-decode return code */
/* G obal variables */
unsi gned int SampleData[512]; /* Raw sample count buff */
unsi gned int *SamplePtr; /* Pntr into sample buff */
unsi gned int SampleCount; /* Number of samples */
unsi gned char DecodeData[33]; /* ASClI decode buffer */
/* External references */
extern unsi gned char Decode39(void); /* Main decode routine */
extern unsi gned char DecodeChar(void); /* Bar to ASCII decode*/
extern voi d ReverseSamples(void); /* Sample buff reversal */
/* Code 39 decode routine */
unsi gned char Decode39(void)
unsi gned char DecodeCount, DecodeByte;
SampleCount $=0$;
while (SampleData[SampleCount] ! = NoSample) Sampl eCount ++;
if (SampleCount < 27)
return NoDecode: /* Not enough sampl es */
Sampl ePtr = \& SampleData[0];
if (DecodeChar() ! = StartCode) $/ *$ Check start code */ ReverseSamples(); /* Try reverse direction */ SamplePtr = \&SampleData[0]; if (DecodeChar() ! = StartCode) return NoDecode; /* Can't find start code */ \}
/* Main decode I oop */
DecodeCount $=0$;

```
    while ((*SamplePtr++ != NoSample) &&((DecodeByte =
```

            DecodeChar()) != NoCode))\{
        if (DecodeByte ! = StopCode) /* Store data character */
            DecodeData[DecodeCount++] = DecodeByte;
        el se \{
            DecodeData [DecodeCount] \(=0\) :
            return DecodeCount-1; \(/ *\) Stop code found */
    return NoDecode; /* Unable to decode */
    /* Generate ASCl I character frombar/space pattern */ unsi gned char DecodeChar(void)
1;
(continued)

## Listing I-continued

unsi gned int *TempPtr, Threshol d:
unsi gned char Bars. Spaces, c;
/* Generate reference threshol d */
TempPtr = SamplePtr;
Threshol d = 0;
for $(c=0 ; c<9 ; c++)\}$
if ((*TempPtr) $=$ NoSample)
return NoCode:
Threshol d += *TempPtr + ;
Threshol d/=8;
Bars = 0;
Spaces $=0$;
/* Build bi nary bar/space i mage */
for (c = 0; c < 4; c++) 1
if (*SamplePtr++ > Threshol d) Bars |=1;
Bars <<= 1;
if (*SamplePtr++ > Threshol d) Spaces |= 1;
Spaces $\ll=1$;
if (*SamplePtr++ > Threshol d)
Bars |= 1;
Spaces $\gg=1$;

## SAMPLING

The first step to decoding a bar code is acquiring the bar-space data. More specifically, information describing the bar-space widths must be recorded. This sampling can be performed in a number of different ways and, as usual, the appropriate method depends on what else is expected of the system.

Dedicated implementations, in which the system can dedicate all processor resources to sampling, permit the use of a simple software loop for counting the bar-space durations. Alternatively, it may be desirable to give the processor assistance from a hardware timer in lieu of using a soft-ware-based timing loop. Both these cases rely on the premise that the system can somehow vector off to the sample loop before too much of the first bar is lost.

If it is possible that the system may be off performing other tasks when the bar-space data starts coming in, then obviously the processor must suspend these operations promptly or

the first sample will be hopelessly distorted. If this is the case, you can use an interrupt to simply yank the processor into a dedicated sample loop where it stays until the sampling phase completes.

If you've got to stay live while servicing other real-time events, then there's no choice but to sample completely under interrupt control. This technique mandates the use of a hardware timer that is stopped, read, and rearmed every time an interrupt event occurs. You must provide a means of generating an interrupt on each transition, and the interrupt should be given high priority. Also, most timer systems have the capability of interrupting on terminal count. This is exactly what you want to pull you out of sampling after you've entered the trailing quiet zone and data transitions have ceased.

Some systems may have to deal with real-time events that are more critical in nature than the incoming bar-code data. This situation can be handled provided your processor has a timer-capture system. In such a system, the sample count is copied into a capture register from a freerunning timer without stopping the timer. This happens automatically under control of a hardware pin that can also be used to assert an interrupt when a transition event occurs. The processor has until the next event to read the captured count before it is overwritten, resulting in a sample loss.

Very accurate timing measurements can be achieved using such a system. Of course, the sample buffer requires some manipulation to adjust all samples to look like zero-referenced up counts. Also, setting the proper duration for the timer-overflow interrupt requires additional overhead. (For thoughts on general-purpose sampling techniques, take a look at my column in INK 30.)

For my sampling routine, I'm taking advantage of the simplicity of the dedicated software method, although you'd seldom be able to use such a primitive technique in a realworld application. Since I'm primarily interested in showing you how to decode bar code, I won't waste space

## Listing I-continued

```
/* Now do lookup based on bar-space conbi nati on */
    if (Bars >24)
            ret urn NoCode;
    switch (Spaces) \{
        case 0x4: return BarTable[0][Bars]; /* 0100b */
        case 0x2: return BarTable[1][Bars]; /* 0010b */
        case 0×1: return BarTable[2][Bars]; /* 0001b */
        case 0x8: return BarTable[3][Bars]:/* 1000b */
        case Oxe: \{ /* 1110b */
            if (Bars \(=0\) )
                return ' \({ }^{\prime}\);
            break;
        case Oxd: 1 /* 1101b */
            if (Bars \(=0\) )
                                return '/';
                            break;
        case Oxb /* 1011b */
        if (Bars \(=0\) )
        ret urn ' + ';
        break:
        case \(0 \times 7\) /* \(0111 \mathrm{~b} * /\)
        if (Bars \(=0\) )
        return '\%';
        break:
        default: ret urn NoCode;
/* Do sample buffer reve 'sal */
voi d ReverseSamples(void
    unsi gned in *Ptr1, *Ptr2, Count, Temp;
    Count = Sampl eCount-1;
    Ptrl = \&SampleData[0];
    Ptr2 = \&SampleData[Count];
    for (Count \(/=2\); Count \(\quad!=0\); Count--)
        Temp \(=\) *Ptr2;
        *Ptr2-- \(=* \operatorname{Ptr} 1\);
        *Ptr \(1++=\) Temp;
```

going into bar-code sampling in any detail. For information purposes, let me briefly describe the steps taken by my rudimentary software sample loop.

Coming from an idle state, control is transferred to the sample routine on detection of a data transition (the first bar). The routine now initializes some general variables and starts incrementing a counter register until the data line changes to the opposite polarity. Once this change occurs, the count is stored, the storage pointer incremented, and the procedure begins all
over again. This cycle continues until the counter reaches some terminal value (due to lack of transitions) at which point the trailing quiet zone is recognized and the routine terminates.

Since the count interval is referenced to the loop time, this parameter can be tuned to accommodate the range of values which are encountered. Assume a nominal $x$ dimension of $0.020^{\prime \prime}$, a wide-to-narrow ration of $3: 1$, and a 10x quiet zone. A realistic scan rate would typically fall in the range of 5-30" per second.

To accommodate these parameters, the sample counter is 16 bits wide. The sample loop time is set to about $2.5 \mu \mathrm{~s}$. Terminal count is reached after an interval of 10 ms , and in the absence of transitions, this is the overflow count. To save space for the decoding algorithm, the sample routine listing is not presented here. However, the BAR. Z I P archive is available on the Circuit Cellar BBS and contains this and related modules. (If you do decide to examine the sampling routine, remember that it is set up to run on a $25-\mathrm{MHz}$ DS80C320.)

## DECODING 39

In keeping with my goal of providing a simplified firmware presentation, I will demonstrate the essence of Code 39's decoding algorithm. This is in fact an implementation of the logic described in the Automatic Identification Manufacturers (AIM) Reference Decode Algorithm for USS-39.

At this point, it would be useful to make a couple of general observations. This decode algorithm presents the basic steps for deciphering a Code-39 symbol. The underlying logic is sound, but incomplete. As the AIM specification points out, you would undoubtedly want to add secondary checks for acceleration, intercharacter gap, and absolute dimensions for any serious application. You should also realize that these secondary checks and balances can generate as much code as the al gorithm. As a result, the logic of the algorithm can become totally obscured.

The other relevant issue falls smack in the realm of advancing the state of the art. It's not unusual to encounter bar-code labels that don't meet specifications. This may be due to dimensional-tolerance problems, poor print-contrast ratio, inadequate quiet zone, and suchlike. If some clever programmer comes up with a superior algorithm which consistently reads deficient labels (one that doesn't result in an increase of missed decodes, of course), this has an unsettling effect on the status quo. These things happen and illustrate the fact that meeting the specification should be just a starting point.

## Q <br> How do you know you're geffing fhe most from your development tool purchase?

## A <br> Compare Avocet Systems with the competition.

## - A Broad Line of High-Quality

 Products at Competitive Prices- Free On-Line Technical Support for Registered Users. No Voicemail!
- Attractive Multi-User Discount Prices \& Our " $50 \%+$ " Educational Discount Plan,
- Unconditional 30-Day Money-Back-Guarantee

Now call the obvious choice! AVUCET SYSTEMS; INC.
The Best Source for Quality Embedded System Tools
(800) 448-8500
(207) 236-9055 Fax (207) 236-6713




Photo l--Running the test code on a DS80C320 processor yields properly decoded data displayed on the LCD display.

The basic steps in decoding Code 39 are:

1) Confirm a leading quiet zone
2) For each character,

- measure and assign total character width to $S$
- compute threshold, $T=5 / 8$
- build binary bit strings for bars and spaces
- determine if the pattern matches a valid character

3) If the first character is not a start/ stop code, reverse buffer and try again
4) Read until valid start/ stop code is found [or until out of samples)
5) Perform secondary checks

These basic steps are implemented in the source code contained in Listing 1. This C implementation begins with the main decode function called De code39. This function first counts the number of samples and determines if there are enough to continue. If the minimum number of samples is available, the De cod e C ha $r$ function is invoked. This function actually does the work.

DecodeChar begins by summing the nine samples that (presumably) compose a character. A constant is applied to this sum resulting in the narrow- or wide-reference threshold. The code sequentially compares the
character's sample counts to this threshold and builds a binary representation of the bars and spaces. Using the binary-space pattern, a switch statement is performed. The first four cases handle the "normal" Code-39 characters and isolate ASCII code to the lookup table.

The table is in the form of a twodimensional array that consists of 4 arrays of 25 elements each. Illegal codes are denoted by null codes. The four remaining "special" space patterns are directly validated and translated in the switch. The function now terminates and returns either a decoded ASCII code or an error code to the caller.

At this point in Decode39, the only valid character is a start code. If anything other than a start code is returned, the function assumes that this may have been a reverse scan and inverts the sample buffer. Following this, the pattern-matching procedure is performed again. If a start code is not recognized this time, the function terminates and indicates a no-decode to the caller.

If a start code is found, then the code falls through and indexes past the intercharacter gap and invokes De code Char again. If a displayable code is returned, it is placed into the DecodeData array. An invalid code causes the function to terminate
immediately and return indicating a no-decode. Detection of a stop code marks the completion of a good decode sequence. In this case, a trailing null is appended to the decoded data, and a value indicating the number of characters is returned to the caller.

## DISCLAIM THIS

The functions I've presented all work individually and together. As evidence, Photo 1 shows the ec. 32 SBC serving as the test bed in developing and testing the demonstration algorithms. The apparent performance of the system is actually quite good, and I encountered no problems with the system once I got the basic functions operational.

Where my discomfort lies is in the routines. I am well aware of the code's limitations, deficiencies, and omissions. That's not to say that I don't have a solid foundation on which to build, but clearly, the code is not finished.

From the user's perspective, this is not at all evident. At times like this, I wonder what lurks under the hood of some of the commercial software and systems. At least when I give you a weak algorithm, you get a disclaimer up front. 園

John Dybowski is an engineer involved in the design and manufacture of embedded controllers and communications equipment with a special focus on portable and battery-operated instruments. He is also owner of Mid-Tech Computing Devices. John may be reached at (203) 684-2442 or at john.dybowski@circellar.com.

## SOFTWARE

Software for this article is available from the Circuit Cellar BBS and on Software On Disk for this issue. Please see the end of "ConnecTime" in this issue for downloading and ordering information.

## IRS

434 Very Useful
435 Moderately Useful
436 Not Useful

The Circuit Cellar BBS<br>300/1200/2400/9600/14.4k bps<br>24 hours/7 days a week<br>(203) 871-1988-Four incoming lines<br>Internet E-mail: sysop@circellar.com

With the start of our quarterly home automation inserts in this issue, I thought it only appropriate to spend this month's column dealing with home automation threads from the BBS. In the first discussion, we fake a look at some of the potential pitfalls in trying to add intelligence to an HVAC system. While hot-water baseboard setups aren't particularly difficult to deal with, forced-air systems can be quite tricky.

In the other thread, we tackle a problem that comes up all the time in every on-line home automation forum I follow: flaky X-10 behavior. There is nothing cut and dry about power-line communications.

## Fan control and HCS II

Msg\#: 9252
From: DAVID WURMFELD To: KEN DAVIDSON
Is there a fan controller interface to the HSC II? I want to control the speed of my forced (hot/ cold) air system. I am also looking for (digitally?) controlled air duct flapper valves. Eventually I would like to "shut down" the A/ C in some rooms and not in others, so I would have to slow down the one service fan so as to not overpressure the reduced system. Any ideas for the "analog challenged"?

## Msg\#:11727

From: BILL NEUKRANZ To: DAVID WURMFELD
I'd be careful about trying to control furnace fan speed. Both your A/C and furnace units require good airflow to operate within safe limits.

You're correct to be concerned about pressure build up when running a zoned HVAC system. You should also be concerned about the liquid freon line getting too cold, eventually causing A/ C compressor failure. And, during the heating season, you should be concerned about the furnace heat exchanger getting too hot. I'm operating a fivezone system for a 3400 -square-foot home, with a single HVAC unit, and have protection for all three of these situations.

For the pressure, you can simply always run a "dump zone." That is, a zone that's always open in addition to any other zone. In my five-zone system, that would mean the minimum number of zones open would be two. A nother
technique is to install a bypass duct that starts at the same point as all of your other ducts, and ends at the intake side of the furnace blower. In the middle of this duct you install a pressure valve. Adjust the valve such that it's closed when all zones are calling for air. I'm using the bypass valve solution.

The bypass duct also helps protect the A/ C compressor by increasing air flow across the evaporator coil, keeping the liquid freon line from getting too cold. Additionally, I mounted a simple 45" temperature sensor switch directly onto the freon line. The switch is interfaced into the zoning controller. When the switch opens up at $45^{\circ}$, all air duct flapper valves open, maximizing air flow.

For winter heating, I've had to use a dump zone in past years. Otherwise, the furnace emergency-high-heat cutout switch would operate. I wasn't too interested in essentially "modulating" the furnace using this emergency protection. You'd have the same problem if you reduced fan speed without correspondingly reducing burner operation. This year, I have just finished installing a temperature sensor into the plenum distribution area that supplies all of the duct work. Once I figure out what is a safe temperature level, I'll program my controller to open up more zones when it gets too hot.

Some other things I'm doing that may give you some ideas for HVAC zoning:

1. I'm using balloons, not mechanical dampers, for what you're calling "flapper valves." They're very easy to install, especially for retrofit situations (like if your house is already built). I use an air pump to inflate or vacuum them. Much less expensive that the mechanical dampers. I got the equipment from Enerzone Co., in Dallas. All U.L. listed, too.
2. Get yourself a good controller if you're going to have three or more zones. I'm using an Enerstat five-zone controller. Works with heat pumps and forced air. Handles multiple stages of cooling (our A/ C unit is a two speed unit). Also has digital inputs for unoccupied, high temperature limit, low temperature limit, and smoke alarm. I have all of these inputs connected to my home controller (not an HCS II, but performs similarly). The controller will make sure you don't overcycle the compressor, always have at least one zone open, shuts down and opens balloons in case
fire alarm interface goes high, and so forth. Again, U.L. listed.
3. Put a PIR in each zone to sense room occupancy. Connect them to home controller and program it so the PIRs turn on and off the thermostats.
4. Install an analog temperature input from each zone to the home controller, too (separate from HVAC thermostats). Use this to program some maximum upper and lower limits when the PIRs have the zone thermostats turned off.

## Msg\#:13511

From: DAVID WURMFELD To: BILL NEUKRANZ
Thanks for the response, the balloons sound great. I have an 1800 -square-foot ranch where all the heating ducts and heat exchanger is in the attic with easy access. I have a Century 2000 oil-fired forced-hot-air system with parasitic hot water. It is my intent to use the HCS II for control and other house chores. Would you be so kind as to post the address of the company that sells the balloons and inflators? Thanks again for the information.

## Msg\#:13767

From: BILL NEUKRANZ To: DAVID WURMFELD
The name and address of the company is

> Enerzone Systems Corp 4103 Pecan Orchard La. Parker, TX 75002
> (214) 424-9808
> Fax: (214) 424-8055

The fact that your furnace is in your attic makes the project easy, and Enerzone balloon dampers make retrofit of existing HVAC systems straightforward. You basically need a balloon damper and solenoid air switch for each zone, a pump, and a controller. For three or fewer zones, the solenoids and controller can be purchased as an integrated unit.

Ask Enerzone to send a catalog to you.
I'd be careful not to divide your home into too many zones without really paying attention to air volumes, pressure, noise (from higher air velocity), and furnace overheating (fire] safety. For 1800 square feet, I'd recommend no more than two or three zones.

Enerzone provides engineering services at no charge. Send them a sketch of your ductwork superimposed over your floor plan for recommendations. Include duct sizes and BTU rating of your HVAC system.

I'd strongly recommend that you not attempt to interface your HCS II directly to the furnace, or if you
decide to install zoning, interface directly to the air switch solenoids. Instead, interface your HCS II to a dedicated HVAC controller and let the controller handle all of the complexities needed for safe operation.

The HVAC controller I'm using provides the time delays needed for safe equipment operation, automatic heatcool changeover (you need the same feature in your thermostats to take advantage of this], allows one thermostat to be set for heating and another for cooling (essentially "time slices" between furnace and A/C until all thermostats are satisfied), anti-short-cycle protection, high- and lowtemperature alarm ports, smoke alarm port (shuts down HVAC and simultaneously inflates all balloons), and "unoccupied" port (ignore all thermostats).

Here are some ideas for what you can do with your HCS II in the world of HVAC. I'll illustrate with examples of how I integrated my home automation (dedicated processor made by HA1 and similar to an HCS II) and HVAC (another dedicated processor, made by Enerstat) systems.
(I have five zones. The five thermostats are wired into the HVAC controller. The controller outputs are connected to the furnace, air conditioner, and the five air switch solenoids. This basic setup will provide good energy savings and eliminate hot/ cold spots in house.)

You can use programmable thermostats to increase energy savings. These work well if your schedule is always the same each day.

Like most people, though, my schedule is randomly different each day. So, I rely on a virtual "unoccupied thermostat" that takes control of the HVAC controller when I'm not home. I have a temperature sensor in the middle of the house, wired into an HA1 analog input. This is my "unoccupied" sensor. An HA1 output relay is connected to the HVAC controller's "unoccupied" port. Using the HA1 security subsystem's "A way" mode as a trigger that no one is home, I programmed the HA1 to disable the HVAC controller (via the "unoccupied" port) as long as the temperature sensor readings are within a programmable range. If the temperature falls outside of the range, then the HVAC controller is enabled, allowing the controller to use the five thermostats again.

Even when you're home, your movements throughout the house rarely mirror the temperature settings programmed into the five thermostats. So to maximize energy savings and convenience, I have PIR sensors in each room. These PIRs are connected to HA1 digital inputs. HA1 output relays switch in or out each thermostat in sync with PIR sensing. I have a 30-minute time delay set from the last motion sensed before a thermostat is switched out. To prevent a zone from getting too cold or hot, I have temperature sensors installed next to the thermostats. These
sensors are connected to HA1 analog inputs. I programmed the HA 1 controller to ignore a PIR and switch in a thermostat if temperature readings go outside of a programmed range.

For safety, I have an HAI-connected temperature sensor in the furnace plenum. HA1 output relays are connected to the HVAC controller's high- and low-limit ports. If plenum temperatures fall outside of a programmed range, the HVAC controller will sequence through a series of steps, starting with opening all balloon dampers, and ending with, if necessary, total shutdown.

I also have another HA1 output relay connected to the HVAC controller's smoke port. I programmed the HA 1 to turn on this port if the HAI's fire subsystem goes into alarm (smoke/ heat detector goes off or fire panic button pushed). The HVAC controller will respond by shutting down the furnace or A/C, and simultaneously inflating all balloon dampers.

## Msg\#:15771

From: DAVID WURMFELD To: BILL NEUKRANZ
Wow! Looks like I asked the right question at the right time. I'll take your advice and call the folks at Enerzone Systems. Thanks again.

## X-10 troubleshooting

Msg\#: 7612
From: DAVID CUNNINGHAM To: KEN DAVIDSON
I have been pulling my hair out for weeks trying to get a simple Radio Shack lighting circuit to not turn itself on. The load is two 150 -watt incandescent floodlights and the controller is an RS timer. I have been using an identical circuit elsewhere in the building with never a problem, but on this particular light circuit, the light switch turns itself on usually around the same time each day.

I have tried every house code, and have swapped the two light switches. The problem is always in the same circuit. I should mention that the timer does turn the circuit on and off OK, but apparently something else is also turning it on. When I remove one of the floodlights, the problem seems to go away. But the other circuit that works OK has about 450 watts of incandescent lights on it, so I don't see that the troublesome circuit is overloaded.

I hate to bother you with such a mundane problem, but is there information available somewhere that would help
me troubleshoot this problem? Is there test equipment made that lets one monitor for X-lo-type commands (or noise that would act like a commandl? Thanks.

## Msg\#: 7617

From: KEN DAVIDSON To: DAVID CUNNINGHAM
There is often no explaining problems with X-10 setups. We've all had Iamp and appliance modules that work fine one day, then mysteriously stop working the next. About all I can suggest is to make sure you have a signal bridge installed in your breaker box to ensure the signal makes it between the two hot sides. There is a signal strength meter available from Leviton (you can get it from most home automation places), but it's very expensive and not worthwhile for most homeowners.

One other option if you think noise is coming in from outside is to add a filter to the main power feed coming into your house. Such filters are available from most home automation suppliers, but you *must* have it installed by a licensed electrician. You can't simply flip off a breaker and work on a dead circuit to install it.

## Msg\#: 7817

## From: DAVID CUNNINGHAM To: KEN DAVIDSON

I do have a signal bridge, but didn't bother to install it. When I started to put it in, I found that all the circuits I am using are already on the same transformer phase. But perhaps I'll try it anyway because whatever is inside the thing is apparently more than just a coupling capacitor. There are both black and white wires to connect.

This problem is really strange. The setup will work for a few days without any problem, then will turn itself on. I manually turn it off and a few minutes later it is back on again. It has never turned off by itself that I am aware of. Thanks for the help. I'll let you know if the bridge does any good.

Msg\#: 7821

## From: LEE STOLLER To: DAVID CUNNINGHAM

Sorry to butt in but.. do you perhaps have a neighbor with an X-10 system that is using the same house code? That certainly could cause interference like what you describe..

Msg\#: 7876
From: DAVID CUNNINGHAM To: LEE STOLLER
I don't know, Lee, but I have tried practically every house code and the problem persists. Also, I have a second identical lighting switch on another circuit in the same building which works fine. I have swapped switches so I know it isn't that. Oddly enough, the problem circuit will
go for 1 to 3 days without acting up then turn itself on two or three times each day for a few days. I keep thinking there must be something wrong about the way the bad circuit is wired-like a reversed black and white wire, or maybe a ground fault. But I can't find anything. All this is happening in a small office building in which the wiring is in conduit either above the drop ceiling or below ground. So it isn't too easy to trace it out.

Msg\#: 8045

## From: LEE STOLLER To: DAVID CUNNINGHAM

Hmmmm.. .quite a mystery. You've eliminated the possibility that a human being, unknown to you, is coming into that office and turning the light on manually? Does that office contain supplies that someone else might want from time to time?

## Msg\#: 8055

## From: DAVID CUNNINGHAM To: LEE STOLLER

Actually, if anyone wanted to break in here, I don't think they would bother with the office supplies or turn on the rear entrance floodlights. Today I noticed that the light turned itself on three times over a 45-minute period when I kept my eye on it (and turned it off manually whenever I saw it was on). I am increasingly convinced that there is some sort of spurious signal on the line that is causing the problem, and that it is either closer to or possibly in the circuit which the problem switch is in (because the front lights are never affected).

Do you know whether anything besides X -10 signals can cause an interference? I seem to recall, for example, that at one time there were intercoms that used the power line. Or perhaps a security system is using it. I don't think it is another $\mathrm{X}-10$ signal because changing the house code does not help. But maybe some sort of broadband noise within the same signaling frequency range is doing it. Any ideas are greatly appreciated!

## Msg\#: 8366

## From: LEE STOLLER To: DAVID CUNNINGHAM

Now the real can of worms opens.. .
There are zillions of RF generators out there! What you heard about intercoms is correct. Some *do* use the same sort of frequencies that the X -10 uses. There are also possibilities in other things. Have you tried turning off other devices in the building (except that troublesome light circuit) and seeing if the thing still goes on? You have to suspect everything. Fluorescent lights now use "energy saving" ballasts that actually are switching power supplies that can generate hash on the line. Computers use switching power supplies...ditto.

On another tack, what kind of controller are you using? Are you sure it's OK? Maybe it thinks the light is in security mode (due to some internal fault) and is turning the light on at random. Leave the light off and unplug the controller. See if the light still comes on.

## Msg\#: 8391

## From: JOHN HARTMAN To: DAVID CUNNINGHAM

My upstairs neighbor used to have a PC clone which would turn on our X-IO dining room lights whenever he booted from floppy. Changing house codes did help somewhat, but the problem persisted until upstairs got a hard disk....

Dubious technology, X-10. I can't imagine running communications on power line without pretty hefty CRC validation, and I can't imagine that the PC upstairs generates the right CRC to turn the lights on. Doesn't give me a lot of confidence. On the other hand, my lights do what । want MOST of the time. :-

## Msg\#:12909

## From: CHRIS TYLKO To: DAVID CUNNINGHAM

I guess the two biggest problems with X -10 are:

1) Modules that do not turn on or off when they should, and
2) Modules that turn on when they shouldn't.

You're referring to the latter, in which I, unfortunately, have a lot of experience. The first thing you want to know is whether the module is going on because of a valid signal. There are cheap and not-so-cheap ways of determining this. Change the module address, or plug the same module in somewhere else. If you really want to know, use a TW523 with some inexpensive PC software such as that offered by Baran Harper. This will allow you to monitor all signals over whatever period of time you want and then save the data to disk.

If your problem is not a valid signal, then something down circuit from the module may be triggering it on, such as a loose connection. The fact that you're removing a light bulb and it works OK suggests the filament in the bulb may be damaged. As it vibrates it changes resistance enough so the module thinks you're flicking a switch and turning it on locally. Modules let a very low current through the circuit while it's in the off state so it can sense such a switch flicking (actually, it's not true of all models; some specifically don't work that way).

If that's not it, then you may be suffering from "poor quality power." In my terrible experience, the transformer feeding my house was faulty and saturated; the neutral was
not pure, most probably due to moisture in the oil which causes small shorts. This is unnoticable to even sophisticated line monitoring equipment. You see, for the X-10 system to work, it has to have a good neutral provided by the transformer.

If your problem is only limited to one module in one location, try checking to see that all connections from the outlet back to the main panel are secure. Also check (or have a certified electrician check) your main panel to make sure everything is snug and tight.

Finally, noise (outside of the circuit) has to be really bad to turn on a module; the X -10 binary address is VERY specific and virtually nothing on the grid looks like it.

## Msg\#:14905

## From: DAVID CUNNINGHAM To: CHRIS TYLKO

I have been continuing the witch hunt for the cause of the erratic turn-on on one of my X-10 light switches based on some of the ideas you gave me. Thought you might be interested in the results.
[1] I am suspicious that the timer/ controller itself may be responsible, because the light does not seem to go on on those days when I unplug the controller. This is not a definitive conclusion, because I have other things to do all day than watch a light out back to see if it goes on.
[2] I also think the ambient noise level in the X-10 frequency band is very large and is due to the switching power supplies used in the various PCs around the office. Here are some interesting results I measured using a Leviton X-10 coupler between a power strip and an oscilloscope. This coupler, from what I can determine, is some sort of tuned circuit which provides excellent isolation of the 60 Hz but couples frequencies around 100 kHz through. (I first tried using a pair of $0.1-\mu f$ caps, but they couple so much 60 Hz through that the $100-\mathrm{kHz}$ stuff gets lost.) In all cases below, the unit under test was plugged into the same power strip as the coupler (and scope).

- Ambient level is about 5 mV peak
- ‘486 PC \#1 measured 10 mV peak
- ‘ 486 PC \#2 measured 40 mV peak
- ‘486 PC \#3 measured 15 mV peak
[3] At the same time, I noticed some very large spikes at 120 Hz .
- Halogen light with dimmer measured 13 V peak ( 26 V p-p).
- Coffee pot (warmer) measured 10 V peak
- Laser printer measured 75 mV peak

Remember, all of these measurements were made through the X-10 coupler, so they represent the $100-\mathrm{kHz}$ component of the actual noise or transient.

How does this compare with the timer's control voltage? If you plug the timer into the same power strip, it outputs about 1.5 V peak ( $3.0 \mathrm{~V} \mathrm{p}-\mathrm{p}$ ). But if it is plugged in across the room into a separate circuit, it produces about $75-100-\mathrm{mV}$ peak at the scope.

As you can see, the PCs contribute energy in the same frequency band as the controller that approaches that of the control signal in magnitude! What I would like to try now is to add some power line filtering to the PCs that would suppress this. Do you know if anyone makes such a thing that can be simply plugged in?

## Msg\#:19434

From: CHRIS TYLKO To: DAVID CUNNINGHAM
Very interesting! I tried to find my notes from two years ago when I went through the "unwanted lights on," but unfortunately came up empty.

OK, the easy part. Filters are available; as a matter of fact, Leviton has several different types which could probably help trap out the noise. Your readings indicate a lot of noise, and if I remember the (Leviton) X-10s were specified to work with up to 5 mV . I do recall being told, however, that noise on the lines could interfere with X-10 operation, but could not turn on a specific module.

This brings a source of help to mind. The X-10 people were of no help whatsoever; Leviton people, on the other hand, were extremely helpful. There was one fellow I spoke to at their tech line who was great (sorry but I can't find his name anywhere). If you live in the States, in a reasonably accessible area, and if you are using Leviton modules, they may even come by to help you out if your problem is "interesting enough." Unfortunately, I live in Montreal, and Leviton has no "X-10 qualified" people offering such help in Canada. There is a U.S. tech line for Decora Electronic Controls at 800-824-3005.

## Msg\#:22984

## From: PELLERVO KASKINEN To: DAVID CUNNINGHAM

I do not have any X-10 equipment, so I may be off the mark, but here is my understanding of your situation and measurements.

The basic concept of $X$ - 10 communications is supposedly dependent on power line synchronization in such a way that the short bursts of signal take place at the zero crossing of the 60 Hz . This is a deliberate choice for both an easy implementation _and_ because very few loads or controllers cause noise bursts at this exact time. I'll try to elaborate on this load-caused noise aspect.

You get high-frequency noise when a load is switched on or off. The worst noise generators are light dimmers and similar devices that control power level on every half cycle by phase control. In other words, the SCR or triac is turned on at any point during the sine-wave cycle. For a simple mental picture, let's assume the load is very pure resistor and we want about half the maximum power. So we set the trigger to the peak of the sine wave. The load before the trigger point sees zero supply voltage and within a microsecond or less, it sees 160 V . The transient represents anything up to about 1 MHz . Now, this is what the load experiences. What happens elsewhere in line depends on several small (and mandatory) details of noise filtering that the manufacturer of the dimmer has included and also from the impedances along the power line.

If we assume for simple calculations that the load resistance is 16 ohms, our transient can also be expressed as 10 A . This 10-A transient has to come from somewhere. In principle it comes all the way from the power plant, but in practical terms, the line impedance does not allow such high frequencies to travel the required multitude of miles. There are capacitances, often deliberate power-factorcorrection capacitors, along the line. These inherent or intentional capacitances are the source for the transient currents. In fact, the dimmer itself contains some capacitors within the noise filter. But they are not sufficient to provide the whole 10 A , so some of it has to come from other capacitances along your power wiring.

As any wire has some resistance and most definitely some inductance, any traveling 10-A (or even smaller, attenuated by the noise filter in the dimmer) transient causes voltage spikes proportional to the residual current and the impedance in the line from the "ideal" supply point to any selected measuring point along the path. Just like your $13-\mathrm{V}$ peak. The saving grace for the X - 10 system is that this spike is (supposedly] outside the signal time window.

I was tal king in terms of a single transient. Now, if we add the natural inductances in the load-the noise filter and the line-we get ringing at a reduced frequency. Pulling closer to the $100-\mathrm{kHz}$ band of $\mathrm{X}-10$.. It still is outside of the time window for $\mathrm{X}-10$, which leads us to the question can this or some other similar control actually hit the zerocrossing point and penetrate (or at least overwhelm) the X10 receiver?

If the load is more inductive, the necessary triggering points shift earlier. Or if we want the full output, we pull the trigger point earlier. It is conceivable that we hit it all the way back to the zero crossing, isn't it? Well, the controllers may not go quite that far and if they do, the resulting transient is much smaller, because at that point
no voltage exists so a O-A transient results. A gain, pretty good for the X-10.

But wait a moment! We have only talked about the starting of the load current. It also ends on every power-line half cycle. Now, if we have just the right amount of inductance in an otherwise resistive load and/ or in the filter and wiring, we can get a nice ringing where it really hurts. The transients at this point are small, but like you point out, so are the active signals.

Now, I don't claim this is _the_ answer to your noise issue, but you might consider running a few tests. Get one of the commercial line filters, such as the Corcom VR series, available from most of electronics distributors and at least from Newark. Pick one with enough current rating for the highest load you suspect as a source of the noise and then wire your line to that appliance (or the dimmer] through the filter. Repeat your scope measurements and/ or wait for the malfunctioning to happen or be eliminated. Move the filter to the next suspect, until you have the full picture. And please realize that the capacitances inside the filter affect the whole line impedance distribution so that the transients may not travel along the original path after you have connected the filter, maybe even idle somewhere. Just one of those small complications or "challenges." :-1

We invite you call the Circuit Cellar BBS and exchange messages and files with other Circuit Cellar readers. It is available 24 hours a day and may be reached at (203) 871 1988. Set your modem for 8 data bits, 1 stop bit, no parity, and 300, 1200, 2400, 9600, or 14.4 k bps. For information on obtaining article software through the Internet, send Email to info@circellar.com.

Software for the articles in this and past issues of The Computer Applications Journal may be downloaded from the Circuit Cellar BBS free of charge. For those unable to download files, the software is also available on one 360 KB IBM PC-format disk for only $\$ 12$.

To order Software on Disk, send check or money order to: The Computer Applications Journal, Software On Disk, P.O. Box 772, Vernon, CT 06066, or use your VISA or Mastercard and call (203) 875-2199. Be sure to specify the issue number of each disk you order. Please add $\$ 3$ for shipping outside the U.S.

## IRS

437 Very Useful
438 Moderately Useful
439 Not Useful

## Hat Dance


hey say that the fun part of running a small business is that you never get bored doing the same thing. One day, you're making marketing decisions. The next you're fulfilling that wish list.
Around this place, it can be a real hat dance. In the same day, I might wear the hats of copublisher, editorial director, manufacturing, marketing, engineering manager, and line engineer I might decide on a range of issues from translating Circuit Cellar INK into Japanese, to what embedded control product to design for the next catalog, to allocating resources for a widget, to arguing that pin 15 is "chip select" and not "data out" after digging through a data book.

Now, this doesn't mean I get every hat. Surprisingly, in all these years, I have never played shipper or "faxer"-you know, I've never physically sent a fax. I did have to drive my plow in to dig the place out once last winter, however. I guess that's the snowman hat.

It's no secret that my favorite hat is still engineer. Of course, if you're one of the other engineers around here, sometimes my engineer hat gets considered the "impossible dream" hat.

For instance, after repeatedly coming across the same trade-journal ad for a popular new product that nobody else offers, I decided that such exclusivity was more than I could take. On went the engineering hat and less than two minutes later, Jeff and I were pouring over data books assessing the price-performance tradeoffs of making a superior product.

Unfortunately, the qualifications for wearing so many hats don't isolate you from competing interests. My marketing hat says, "Make it low cost and unique" while manufacturing pleads for reliability and ease of fabrication. Engineering says, "Cover all the bases or we'll have to do it again" while top management screams, "What the hell are you guys spending all this time and money on?"

If I'm not careful, I find myself being about as efficient as a committee. The only saving grace is that I ultimately tend to say, "Screw the cost. I want one to play with," and things actually get built.

This latest venture is driving me to take on a wizard hat. Despite a plethora of data books offering fabulous technology in Lilliputian packages, I am finding when I call for more details that today's latest science is an alchemical combination of vaporware and infinite lead times. It is taking true wizardry to mediate between the hats of purchasing and manufacturing to make changes in a design already in process, never mind the task of conjuring from this piece of gold something customers can afford.

Lamentably, I have no appropriate hat, short of one with a few tasteless bites chewed out of it already, for revealing to Jeff that the "committee" just changed the parts on the four-layer board he's been laying out for the last week. And oh yeah, Jeff, the whole thing still has to fit into less than a cubic inch!



[^0]:    - The Circuit Cellar Hemispheric Activation Level detector is presented as an engineering example of the design techniques used in acquiring brainwave signals. This Hemispheric Activation Level detector is not a medically approved device, no medical claims are made for this device, and it should not be used for medical diagnostic purposes. Furthermore, safe use requires HAL be batten, operated only

[^1]:    LRS
    428 Very Usefu
    428 Mbaratdy Usefu 430 Net Usefu

